



SHAPING THE NEXT GENERATION OF ELECTRONICS

JUNE 23-27, 2024

MOSCONE WEST CENTER  
SAN FRANCISCO, CA, USA





JUNE 23-27, 2024

MOSCONE WEST CENTER  
SAN FRANCISCO, CA, USA



# WinoGen: A Highly Configurable Winograd Convolution IP Generator for Efficient CNN Acceleration on FPGA

Mingjun Li<sup>\*1</sup>, Pengjia Li<sup>\*2</sup>, Shuo Yin<sup>1</sup>, Shixin Chen<sup>1</sup>, Beichen Li<sup>2</sup>,  
Chong Tong<sup>2</sup>, Jianlei Yang<sup>3</sup>, Tinghuan Chen<sup>2</sup>, Bei Yu<sup>1</sup>

<sup>1</sup>Chinese University of Hong Kong

<sup>2</sup>Chinese University of Hong Kong, Shenzhen

<sup>3</sup>Beihang University



# Outline


- 1 Introduction
- 2 Structured Direct Winograd Convolution
- 3 WinoGen IP Architecture
- 4 Experiments

# Introduction

# Winograd Convolution

## Winograd Convolution Algorithm


- Compute **convolution** by **element wise multiplication** in the Winograd domain.
- 2D Winograd convolution defined by  $F(k, n)$ :  $s = d * g \Rightarrow s = A^\top [B^\top dB \odot GgG^\top] A$ 
  - $d$ :  $\omega \times \omega$  input feature map tile ( $\omega = k + n - 1$ );
  - $g$ :  $n \times n$  kernel;
  - $s$ :  $k \times k$  output.



# Winograd Convolution


## Winograd Convolution Stages

- Input transformation:  $U = B^\top dB$ ,  $B$  is  $\omega \times \omega$  constant matrix decided by  $\omega$ .
- Kernel transformation:  $V = GgG^\top$ ,  $G$  is  $\omega \times n$  constant matrix decided by  $\{k, n\}$ .
- Element-wise multiplication:  $Y = U \odot V$ .
- Output transformation:  $s = A^\top YA$ ,  $A$  is  $\omega \times k$  constant matrix decided by  $\{k, n\}$ .



# Pros&Cons of Winograd Convolution

- **Advantage:** Reduce multiplication operations (from  $k^2n^2$  to  $\omega^2$ ), thus saving DSP utilization on FPGA accelerators. But this will only be achieved when transformation stages are efficient enough.
- **Disadvantage:** When tile or kernel size ( $k$  or  $n$ ) changes, the **dimension and values** in transformation matrices ( $B$ ,  $G$  and  $A$ ) will also change, making it challenging for efficient and homogeneous hardware implementation.




# Challenges & Motivation

## Challenges Exist in Efficient Winograd Hardware Implementation

- Building efficient and highly compatible IP for arbitrary Winograd convolution on FPGA needs a lot of **manual efforts**.
- **Dynamically** supporting multiple kernel and tile sizes using a single IP remain under-explored.
- Using Winograd convolution under relatively large kernel or tile sizes while maintaining high **resource efficiency** is difficult.
- The Decomposition-based Winograd method needs complex tiling architecture and dedicated memory hierarchy, thus being **unsuitable for IP generation**.

**Motivation:** **efficient**, **automatic** and **user-friendly** Winograd hardware IP generation for **arbitrary** kernel & tile size, and being **dynamically reconfigurable**.

# WinoGen Framework



## User Specifications

- Winograd convolution config. ( $k$  and  $n$  in  $F(k, n)$ ), input/output datawidth.
- Hardware resource constraints.


## WinoGen Configurability

- Able to generate IP for arbitrary forms of Winograd convolution  $F(k, n)$  computation.
- Generated IPs dynamically support  $F(k', n')$ , as long as  $\omega' \leq \omega$  and  $k' \leq k$ .

# Structured Direct Winograd Convolution

# Structured Direct Winograd Convolution (SDW)


- We propose SDW with renewed **input transformation** and **output transformation** to realize arbitrary IP generation and dynamic support for multiple tile&kernel sizes.
- **WinoGen** FPGA IP conducts two stages above with element-wise multiplication online(on FPGA), and leave kernel transformation offline(off the chip).



# Recursive Winograd Input Transformation (RIT)

## Key Idea of RIT

- Compute the Winograd input transformation **recursively**.
- Build **nested** hardware to support multiple types of Winograd simultaneously.




$B^\top$  for  $F(\omega = 4)$  and  $F(\omega = 6)$ .  $F(\omega)$  is used to denote the set of  $F(k, n)$  with a same  $\omega$ .

# Recursive Winograd Input Transformation (RIT)

## Observations on Input Transformation Matrix $B$

- Input transformation ( $U = B^\top dB$ ) is only determined by  $\omega$ .
- $B^\top$  is derived by coefficients of predefined polynomial sequences  $M_i^{(\omega)}(x)$ .
- When  $\omega$  increases by 2, the  $M_i^{(\omega)}(x)$  and  $B^\top$  will expand accordingly.
- Additional computations can be calculated incrementally by **correlation** operations.



$B^\top$  for  $F(\omega = 4)$  and  $F(\omega = 6)$ .  $F(\omega)$  is used to denote the set of  $F(k, n)$  with a same  $\omega$ .


# Recursive Winograd Input Transformation (RIT)

## RIT procedure

- ① Perform **correlation** between input feature vector and the coefficient vectors of additional polynomials.
- ② Reuse matrix multiplication with  $B^\top$  of  $(\omega - 2)$ .
- ③ Perform correlation on remaining vectors.

## Advantage of RIT

Preserve the hardware structure of  $F(\omega')$  while implementing the ITrans functionality of  $F(\omega)$ , where  $\omega' < \omega$ .




Part of RIT for  $F(\omega = 6)$ . It generates same results as  $D_j = B^\top d_j$ . And  $U = (B^\top D_j)^\top$ .

# Blockwise Winograd Output Transformation (BOT)

## Key Idea of BOT

- Decompose  $A^\top$  and  $Y$  in input transformation ( $s = A^\top Y A$ ) into  $2 \times 2$  sub-matrices to carry out **blockwise** computation.
- Build hardware by stacking **minimum  $2 \times 2$  units** to support multiple types of Winograd simultaneously.




Sharing mechanism and block partition of  $A^\top$  (using  $F(6,3)$  and  $F(4,3)$  as examples).

# Blockwise Winograd Output Transformation (BOT)

## Observations on Output Transformation Matrix $A$

- Output transformation ( $s = A^\top YA$ ) is determined by  $k$  and  $n$ .
- When  $k$  or  $n$  increases, the **center part** of  $A^\top$  will **expand** in units of  $2 \times 2$  cells.
- Matrix multiplication with each cell can be transformed into **add**, **sub** and **shift**.



Sharing mechanism and block partition of  $A^\top$  (using  $F(6, 3)$  and  $F(4, 3)$  as examples).


# Blockwise Winograd Output Transformation (BOT)

## BOT procedure

- ①  $2 \times 2$  sub-matrix partition of  $\mathbf{Y}$  and  $\mathbf{A}^\top$ .
- ② Blockwise sub-matrix multiplication.
- ③ Involves  $k/2$  types of left- and right-multiplied sub-matrices.
- ④ Accumulate partial results.

## Advantage of BOT


Unify hardware generation for arbitrary  $F(k, n)$  and dynamically support  $F(k', n')$ , where  $k' < k$ .



BOT for  $F(4, 3)$ . It generates same results as  $\mathbf{s} = \mathbf{A}^\top \mathbf{Y} \mathbf{A}$ .


# WinoGen IP Architecture

# Overall Architecture of WinoGen IP



Architecture of the Winograd acceleration IP generated by WinoGen: (a) the overall architecture of WinoGen IP; (b) the detailed architecture of  $PE_{IT}$ ; (c) the detailed architecture of  $PE_{OT}$ .

# Overall Architecture of WinoGen IP



**Configurability**: can construct IP for arbitrary  $F(k, n)$ , and dynamically support  $F(k', n')$ , as long as  $w' \leq \omega$  and  $k' \leq k$ .

# Experiments

# IP-level Evaluation

**Table:** Optimized WinoGen IP under different resource constraints on Xilinx ZCU104 FPGA (\* is used to test the throughput of the IP)

IP Type	Config. Type	IP Config.				Resource Util. (Constraint)			Thro. /GOPS				Supported Winograd Type
		$PN_{IT}$	$PN_{EWM}$	$PN_{OT}$	$PN_C$	DSP	LUT	FF	$1 \times 1$ Kernel	$3 \times 3$ Kernel	$5 \times 5$ Kernel	$7 \times 7$ Kernel	
F(4,1)	$PN_{min}$	1	1	1	1	4	1689	2191	1.308	5.559	-	-	F(2,3)*, F(4,1)*
	Constrained	4	4	4	1	16(20)	2267(2400)	2901	5.232	22.236	-	-	
	$PN_{max}$	4	4	4	4	64	4858	7579	36.624	92.868	-	-	
F(4,3)	$PN_{min}$	1	1	1	1	6	2441	3587	1.308	9.883	7.121	-	F(2,5)*, F(4,3)*; F(2,3), F(4,1)*
	Constrained	2	2	3	4	48(64)	8267(8400)	11678	12.208	123.824	86.764	-	
	$PN_{max}$	6	6	9	4	144	17472	18476	36.624	371.472	260.292	-	
F(6,3)	$PN_{min}$	1	1	1	1	8	3757	5703	1.308	12.508	16.023	7.930	F(2,7)*, F(4,5)*, F(6,3)*; F(2,5), F(4,3), F(6,1)*; F(2,3), F(4,1)
	Constrained	8	8	16	2	128(128)	31899(40000)	25307	35.316	412.02	517.968	255.06	
	$PN_{max}$	8	8	16	4	256	41093	40238	82.404	835.812	1041.168	511.428	

## Operator-level Comparison

- In cases where hardware resources are abundant, WinoGen can create IPs with ultra-high computational performance (over **1000 GOPS**).
- For other scenarios, WinoGen can utilize its optimizer to generate optimized IPs.
- Generated IPs can support a wide range of Winograd convolutions.

# Accelerator-level Evaluation

Table: WinoGen evaluation and comparison with state-of-the-art designs.

Platform	DNNBuilder <sup>1</sup>		LCE <sup>2</sup>	HybridDNN <sup>3</sup>	Vitis-AI <sup>4</sup>		WinoCNN <sup>5</sup>		WinoGen IP-F(4,3)×12			WinoGen IP-F(6,3)×5		
	KU115		VCU118	VU9P	ZCU102		ZCU102		ZCU104			ZCU104		
CNN Model	VGG16	AlexNet	VGG16	VGG16	YOLOv2	VGG16	YOLOv2	VGG16	AlexNet	YOLOv2	VGG16	AlexNet	YOLOv2	
Freq. (MHz)	235	220	200	167	281	214	317	317	317	317	317	317	317	
Supported Precision	8 bit / 16 bit	8 bit / 16 bit	16 bit	12 bit	8 bit	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit	
DSP (% of total)	4318 (78%)	4318 (88%)	3224 (47%)	5163 (75%)	1926 (76%)	2345 (93%)	1728 (100%)	1728 (100%)	1728 (100%)	1728 (100%)	1280 (74.1%)	1280 (74.1%)	1280 (74.1%)	
LUT (% of total)	257862 (39%)	257862 (40%)	-	-	-	-	-	-	-	209664 (91%)	205465 (89.2%)	205465 (89.2%)	205465 (89.2%)	
Power (W)	22.3	22.9	-	45.9	-	-	-	-	-	8.25	-	-	7.45	
Thro. (GOPS)	4022	3265	3772	3775.7	1225.2	1008	3120.3	1717.7	4453.2	4190.8	2408.6	4170.7	4863.1	2640.8
DSP Eff. (GOPS/DSP)	0.991	0.764	1.17	0.65	0.636	0.523	1.33	0.73	2.58	2.43	1.39	3.26	3.80	2.06
Energy Eff. (GOPS/W)	180.4	98.3	-	73.5	-	-	-	-	539.78	507.98	291.95	559.83	652.77	354.47

<sup>1</sup>X. Zhang *et al.*, “DNNBuilder: An automated tool for building high-performance DNN hardware accelerators for FPGAs”, in *Proc. ICCAD*, IEEE, 2018, pp. 1–8.

<sup>2</sup>J. Shen *et al.*, “Toward an efficient deep pipelined template-based architecture for accelerating the entire 2-D and 3-D CNNs on FPGA”, *IEEE TCAD*, vol. 39, no. 7, pp. 1442–1455, 2019.

<sup>3</sup>H. Ye *et al.*, “HybridDNN: A framework for high-performance hybrid DNN accelerator design and implementation”, in *Proc. DAC*, IEEE, 2020, pp. 1–6.

<sup>4</sup>Xilinx, *Vitis-ai model zoo*,

[https://github.com/Xilinx/Vitis-AI/tree/master/model\\_zoo](https://github.com/Xilinx/Vitis-AI/tree/master/model_zoo), 2023.

<sup>5</sup>X. Liu *et al.*, “WinoCNN: Kernel sharing winograd systolic array for efficient convolutional neural network acceleration on FPGAs”, in *Proc. ASAP*, IEEE, 2021, pp. 258–265.

# Accelerator-level Evaluation

**Table:** WinoGen evaluation and comparison with state-of-the-art designs.

	DNNBuilder[Zha+18]	LCE[She+19]	HybridDNN[Ye+20]	Vitis-AI[Xil23]	WinoCNN[Liu+21]	WinoGen IP-F(4,3)×12			WinoGen IP-F(6,3)×5					
Platform	KU115	VCU118	VU9P	ZCU102	ZCU102	ZCU104			ZCU104					
CNN Model	VGG16	AlexNet	VGG16	VGG16	YOLOv2	VGG16	YOLOv2	VGG16	AlexNet	YOLOv2	VGG16	AlexNet	YOLOv2	
Freq. (MHz)	235	220	200	167	281	214	317	317	317	317				
Supported Precision	8 bit / 16 bit	8 bit / 16 bit	16 bit	12 bit	8 bit	8-bit	8-bit	8-bit	8-bit	8-bit				
DSP (% of total)	4318 (78%)	4318 (88%)	3224 (47%)	5163 (75%)	1926 (76%)	2345 (93%)	1728 (100%)	1728 (100%)	1280 (74.1%)	1280 (74.1%)				
LUT (% of total)	257862 (39%)	257862 (40%)	-	-	-	-	209664 (91%)	209664 (91%)	205465 (89.2%)	205465 (89.2%)				
Power (W)	22.3	22.9	-	45.9	-	-	8.25	8.25	7.45	7.45				
Thro. (GOPS)	4022	3265	3772	3775.7	1225.2	1008	3120.3	1717.7	4453.2	4190.8	2408.6	4170.7	4863.1	2640.8
DSP Eff. (GOPS/DSP)	0.991	0.764	1.17	0.65	0.636	0.523	1.33	0.73	2.58	2.43	1.39	3.26	3.80	2.06
Energy Eff. (GOPS/W)	180.4	98.3	-	73.5	-	-	-	539.78	507.98	291.95	559.83	652.77	354.47	

## Network-level Comparison

- DSP efficiency reaches **3.80** GOPS/DSP and energy efficiency reaches **652.77** GOPS/W.
- When computing VGG16, our design achieves DSP efficiency up to **3.26** GOPS/DSP and energy efficiency up to **559.83** GOPS/W, thus showing **2.45×** and **3.10×** improvements compared with state-of-the-arts.



JUNE 23-27, 2024

MOSCONE WEST CENTER  
SAN FRANCISCO, CA, USA



# THANK YOU!

