#### **DESIGN, AUTOMATION & TEST IN EUROPE**

14 – 15 March 2022 · on-site event 16 – 23 March 2022 · online event

The European Event for Electronic System Design & Test

# FastGR : Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler

Siting Liu<sup>1,2</sup>, Peiyu Liao<sup>1,2</sup>, Rui Zhang<sup>3</sup>, Zhitang Chen<sup>4</sup>, Wenlong Lv<sup>4</sup>, Yibo Lin<sup>1</sup>, Bei Yu<sup>2</sup> <sup>1</sup>Peking University <sup>2</sup>Chinese University of Hong Kong <sup>3</sup>HiSilicon Technologies Co. <sup>4</sup>Huawei Noah's Ark Lab







Results

Summary







Results

Summary





### **Physical Design**



### DATE

### **Problem Formulation**

Given a placement, a netlist and technology information,

- determine the necessary wiring, e.g., net topologies and specific routing segments, to connect these cells
- while respecting constraints, e.g., design rules and routing resource capacities, and
- optimizing routing objectives, e.g., minimizing total wirelength and reducing congestion.

Netlist

 $N_1 = \{C_4, D_6, B_3\}$  $N_2 = \{D_4, B_4, C_1, A_4\}$  $N_3 = \{C_2, D_5\}$  $N_4 = \{B_1, A_1, C_3\}$ 





### **Problem Formulation**

We use a set of global routing cells (G-cells) with a group of evenly distributed horizontal and vertical grids to represent the global routing region.

A grid graph G(V, E) can be defined by treating each G-cell as a vertex ( $v \in V$ ) and creating an edge ( $e \in E$ ) between every two adjacent G-cells. The edge *e* has two types: wire edge and via edge.

Global routing is a minimum cost path searching problem on G(V, E).





### FastGR: Motivation



Heterogeneous architecture.

- CPU: Strong controller and ALUs.
- GPU: Grid-based computation resources: max 1024 threads per block.
- GPU: Cheap synchronization within blocks.



Routing solution sample.

- 10+ metal layers.
- Millions of nets.
- Variable objectives and constraints.



### FastGR: Motivation - Runtime Breakdown





Runtime breakdown of a modern global router; PATTERN means the pattern routing stage while MAZE means the maze routing stage.



## FastGR: Overall Contribution

FastGR is a global routing framework that is accelerated on CPU-GPU platforms with a task graph scheduler and GPU-accelerated algorithms.

- A high-performance task graph scheduler to distribute CPU and GPU tasks for workload balancing and efficiency.
- A novel GPU-accelerated pattern routing algorithm that can route a batch of nets leveraging the massive parallelism on GPU.







Results

#### Summary

・ロト・日本・日本・日本・日本・日本





### Parallelism Among Multi-pin Nets



Sample for the bounding box of multi-pin nets.



Sample of 5 levels scheduling.



Conflict graph of the sample.



Sample of 3 levels scheduling.

### Batch Scheduler<sup>1</sup>





Sample for Batch Scheduler.

- 1. Sort all nets with a sorting strategy.  $N : \{n_1, n_2, n_3, n_4, n_5, n_6, n_7\}; B : \{\}$
- 2. Takes the first net out.  $N : \{n_2, n_3, n_4, n_5, n_6, n_7\}; B : \{\{n_1\}\}$
- 3. choose the independent set.  $N : \{n_2, n_3, n_4, n_5, n_7\}; B : \{\{n_1, n_6\}\}$
- 4. repeat step 2 and step 3.  $N: \{\}; B: \{\{n_1, n_6\}, \{n_2, n_4, n_7\}, \{n_3, n_5\}\}$

<sup>&</sup>lt;sup>1</sup>G. Chen, C.-W. Pui, H. Li, and E. F. Young, "Dr. cu: Detailed routing bysparse grid graph and minimum-area-captured path search,"IEEE TCAD,vol. 39, no. 9, pp. 1902–1915, 2019.

### DATE<sup>2</sup>

## FastGR: Methods - Heterogeneous Task Graph Scheduler



#### All the tasks are split into two parts:

- Root task batch.
- Non-root task batch.

Only two conditions exist between each pair of conflicting tasks.

- One task is in the root batch, and the other is not. The order is from the task in the root batch to the other.
- Both the tasks are not in the root batch. The order is from the task with a smaller task ID to the other. Note that the task ID represents the sorting result of all the tasks.

### DATE<sup>22</sup>

### FastGR: Methods - GPU-accelerated Pattern Routing



• the wire connecting  $P_s$  and the bend point B;

- the vias connecting different metal layers through the bend points B and B';
- the wire connecting the bend point B' and  $P_t$ .



### FastGR: Methods - GPU-accelerated Pattern Routing



- w<sub>1</sub>: The via costs from source point to the source segment.
- w<sub>2</sub>: The wire costs from source segment to the bend point.
- W : The via costs in bend points between different layers.
- w<sub>4</sub>: The wire costs from bend point to the target point.

Let *L* be the number of metal layers.  $c_i$  be the ith step's cost result vector, with the jth entry  $c_{i,j}$ ,  $0 < j \leq L$ .  $c_0$  is a zero vector.

 $\mathbf{w}_{i}$  represents the edge weights for step i with size  $L, i \in \{1, 2, 4\}$ .

W means the weights matrix for step 3 with size  $L \times L$ , where  $W_{i,j}$  represents the via costs between the ith layer and the jth layer.

Step 1, 2, 4 :

$$\mathbf{c}_{i} = \mathbf{c}_{i-1} + \mathbf{w}_{i}, i \in \{1, 2, 4\}.$$
(1)



### FastGR: Methods - GPU-accelerated Pattern Routing



- w<sub>1</sub>: The via costs from source point to the source segment.
- w<sub>2</sub>: The wire costs from source segment to the bend point.
- W : The via costs in bend points between different layers.
- w<sub>4</sub> : The wire costs from bend point to the target point.

Let *L* be the number of metal layers.  $c_i$  be the ith step's cost result vector, with the jth entry  $c_{i,j}$ ,  $0 < j \leq L$ .  $c_0$  is a zero vector.

 $\mathbf{w}_{i}$  represents the edge weights for step i with size  $L, i \in \{1, 2, 4\}$ .

W means the weights matrix for step 3 with size  $L \times L$ , where  $W_{i,j}$  represents the via costs between the ith layer and the jth layer.

Step 3:

$$c_{3,t} = \min_{0 < s \le L} \{ c_{2,s} + W_{s,t} \}.$$
<sup>(2)</sup>



### FastGR: Methods - GPU-accelerated Pattern Routing



- Each block processes one multi-pin net.
- Each multi-pin net includes several two-pin nets.
- Each two-pin net has 2 candidate 2D paths (L × L candidate 3D paths) with L-shape, where L is the number of metal layers.





Results

Summary





### **Experimental Setting**

- > Pattern routing stage: Task graph scheduler & GPU-friendly pattern routing algorithm.
- Maze routing stage: Task graph scheduler.
- Benchmarks: ICCAD2019.
- Device: a 64-bit Linux machine with Intel Xeon 2.2 GHz CPU and one GeForce RTX 2080 GPU.



### FastGR: Results - PATTERN Runtime & MAZE Runtime



- Our GPU-friendly pattern routing algorithm can contribute 10.877× speedup over the sequential algorithm on CPU.
- The task scheduler can contribute to 2.307× speedup over the widely-adopted batch-based parallelization strategy on CPU.

### DATE<sup>2</sup>

### FastGR: Results - Total Runtime & Score



As for the overall speedup, we can achieve 2.426× acceleration without solution quality degradation compared with the SOTA global router.





Results

#### Summary

・ロト・日本・モート ヨー うらぐ





### Summary

- Task scheduler plays a very important role in routing problem; Our task graph scheduler alone can contribute 2.307× speedup on CPU. Also, it can help FastGR to get comparable routing solution quality.
- GPU-accelerated kernel algorithms are vital for the physical design flow; Both the GPU-accelerated pattern routing algorithm and the task graph scheduler can lead to 10.877× speedup on GPU.



# **Thank You!**