### THE CHINESE UNIVERSITY OF HONG KONG Print Course Catalog Details

May 10, 2023 12:35:36 PM

### Academic Org: Dept of Computer Sci & Engg - Subject: Computer Engineering

Course: CENG2010	Course ID: 010475	Eff Date: 2022-07-01	Crse Status: Active	Apprv. Status: Approved	Course Rev
Digital Logic Design Laboratory	/ 數字邏輯設計實驗				

This course aims at providing an intensive hands-on introduction to digital system design using a hardware description language (e.g. VHDL). Students will learn how to design, simulate and debug digital systems through lab exercises. Topics include the basic language syntax, signals/variables/constants declaration, data types, basic operators, concurrent and sequential statements, and structural modelings.

本科旨在密集介紹如何利用硬件描述語言(如 VHDL)設計數位邏輯系統。學生透過實驗學習數字系統的設計、模擬及調試技巧。主題包括基本設計語言語法、信號/變數/ 常數申明、數據類型、基本運算符、共時性/順序性敘述,及結構建模。

#### Grade Descriptor:

EXCELLENT – exceptionally good performance and far exceeding expectation in all or most of the course learning outcomes; demonstration of superior understanding of the subject matter, the ability to analyze problems and apply extensive knowledge, and skillful use of concepts and materials to derive proper solutions.

## 有關等級說明的資料,請參閱英文版本。

В

А

GOOD – good performance in all course learning outcomes and exceeding expectation in some of them; demonstration of good understanding of the subject matter and the ability to use proper concepts and materials to solve most of the problems encountered.

## 有關等級說明的資料,請參閱英文版本。

С

FAIR - adequate performance and meeting expectation in all course learning outcomes; demonstration of adequate understanding of the subject matter and the ability to solve simple problems.

#### 有關等級說明的資料,請參閱英文版本。

D

MARGINAL - performance barely meets the expectation in the essential course learning outcomes; demonstration of partial understanding of the subject matter and the ability to solve simple problems.

# 有關等級說明的資料,請參閱英文版本。

F

FAILURE - performance does not meet the expectation in the essential course learning outcomes; demonstration of serious deficiencies and the need to retake the course.

有關等級說明的資料,請參閱英文版本。

Equivalent Offering:	
Units:	1 (Min) / 1 (Max) / 1 (Acad Progress)
Grading Basis:	Graded
Repeat for Credit:	Ν
Multiple Enroll:	Ν
Course Attributes:	

Topics:

		COURSE OUTCOMES
Learning Outcomes:		
	At the end of the course of studies 1. apply concepts and methods of 2. design combinational and seque 3. analyze the results of logic and	s, students will have acquired the ability to digital system design techniques; ential digital systems using hardware description language (HDL); timing simulations and debug digital systems.
Course Syllabus:	This course aims at providing an Students will learn how to design, signals/variables/constants declara	intensive hands-on introduction to digital system design using a hardware description language (e.g. VHDL). , simulate and debug digital systems through lab exercises. Topics include the basic language syntax, ation, data types, basic operators, concurrent and sequential statements, and structural modelings.
Assessment Type:	Essay test or exam Others	: 50% : 50%

CU_CURR501 Page 3 of 3	THE CHINESE UNIVERSITY OF HONG KONG Print Course Catalog Details	May 10, 2023 12:35:36 PM
Feedback for Evaluation:	<ol> <li>Course evaluation and questionnaire;</li> <li>Results of assignments and examination;</li> <li>Question-and-Answer sessions during class;</li> <li>Student consultation during office hours or online;</li> </ol>	
Required Readings:	-	
Recommended Readings:	1. Digital Design with RTL Design, VHDL, and Verilog, 2/e, by Frank Vahid; 2. VHDL for Digital Design, by Frank Vahid & Roman Lysecky	
4. CENC2040	OFFERINGS	
I. GENGZUTU		
	COMPONENTS LAB : Size=30; Final Exam=N; Contact=1 LEC : Size=30; Final Exam=Y; Contact=1	
eLearning h No. of micro Research co	CAF Demodules 0 Demodules 0 Demonents (UG) 0%	

< E N D O F R E P O R T >