VLSI Mask Optimization: From Shallow To Deep Learning

Haoyu Yang\(^1\), Wei Zhong\(^2\), Yuzhe Ma\(^1\), Hao Geng\(^1\), Ran Chen\(^1\), Wanli Chen\(^1\), Bei Yu\(^1\)

\(^1\)Department of Computer Science and Engineering, The Chinese University of Hong Kong
\(^2\)ISE, Dalian University of Technology

Abstract

VLSI mask optimization is one of the most critical stages in manufacturability aware design, which is costly due to the complicated mask optimization and lithography simulation. Recent researches have shown prominent advantages of machine learning techniques dealing with complicated and big data problems, which bring potential of dedicated machine learning solution for DFM problems and facilitate the VLSI design cycle. However, uncertainty nature of state-of-the-art machine learning models have posed great challenges when developing alternative solutions. In this paper, we focus on a heterogeneous OPC framework that assists mask layout optimization. Instead of fitting neural networks for mask optimization tasks directly, a multi-class classification model is developed to capture design characteristics and hence determine the most suitable OPC engines. Experimental results have shown the efficiency and effectiveness of proposed frameworks that have the potential to be alternatives to existing EDA solutions.

Keywords: OPC, DNN, Mask learning, Attention

1. Introduction

VLSI mask optimization is one of the most critical stages in manufacturability aware design, which is costly due to the complicated mask optimization and lithography simulation. Recent studies have shown prominent advantages of machine learning techniques dealing with complicated and big data problems, which bring the potential of dedicated machine learning solution for design for manufacturability (DFM) problems and facilitate the VLSI design cycle [1, 2].

Related researches include layout hotspot detection [3, 4, 5, 6, 7, 8, 9] and mask optimization [10, 11, 9, 12, 13, 14] and pattern generation [15], all of which contribute to high performance mask optimization flow. Among the above, layout hotspot detection tries to identify regions that are sensitive to process variations and require additional care in optical proximity correction (OPC) stage, defect prediction at OPC runtime helps circumvent costly lithography simulation using efficient machine learning engine, and learning-based mask optimization flows directly speed-up OPC by either creating a good mask initialization for legacy OPC engine that requires fewer iterations to converge, or circumventing costly lithography simulation with regression/classification model and yields faster mask update in
Figure 1 A heterogeneous OPC framework. The classification model identifies whether a design fits different OPC engines.

Each iteration. These efforts not only bring benefits for modern OPC flow, but also present the importance of legacy OPC engines, which most, if not all, machine learning solutions still rely on.

Inverse lithography technique (ILT) [16, 17, 11] and model-based OPC [18, 19] are two representative mask optimization methodologies in literature. Compared to model-based OPC, ILTs usually promise good mask printability due to larger solution space. However, the conclusion does not always hold as ILTs require to solve a highly non-convex optimization problem which, sometimes, is hard to converge. Machine learning and deep neural networks are recently investigated to aid modern OPC engines. GAN-OPC [11] developed generative adversarial networks to generates mask starting point for ILT engines to reduce OPC iterations and achieve better convergence. [9] investigated discriminative model to predict edge placement error and hence improves per-cycle OPC efficiency. There are other attempts [12, 20] targeting at direct prediction of edge displacement in mask layouts to reduce overall optimization runtime.

Apparently, different patterns match different OPC engines as can be seen from a simple comparison between [19] and [16]. In this paper, we propose a heterogeneous OPC framework that tackles the possibility of machine learning assisting mask optimization from a different perspective, where a deterministic machine learning model is built to capture design characteristics and identify a better OPC solution for a given design, as shown in Figure 1. The framework also makes the development of machine learning engine less challenging, because misclassification of our neural network model does not pose significant side-effects and we will always have legacy solutions as our backbone.

This paper makes the following contributions:

- We conduct a survey on recent progress of deterministic machine learning models assisting printability estimation and generative models contributing to direct-printable mask synthesis.
- We propose a heterogeneous OPC flow where a deterministic machine learning model decides the proper OPC engine for a given pattern.
- We carefully design a classification model with task-aware loss function to better capture design characteristics and achieve our objectives.
Experiments show that the proposed framework takes advantage of both ILT and model-based OPC with trivial model prediction overhead.

Rest of the paper is organized as follows: Section 2 discusses state-of-the-art researches on layout hotspot detection; Section 3 surveys recent progress of OPC and some preliminary machine learning solutions; Section 4 introduces the development of the heterogeneous OPC framework followed by the experiments in Section 5; Section 6 concludes the paper.

2. Hotspot Detection via Machine Learning

2.1. Shallow Machine Learning Solutions

Before the exploding of deep neural networks, traditional machine learning solutions have been deeply investigated to detect lithography hotspots. Representative solutions include decision tree [22], support vector machine (SVM) [23, 24], artificial neural networks [23] and naive Bayes [25], which all follows a standard detection flow as in Figure 2(a).

Ding et al. [23] introduced an SVM-based hotspot detection flow, which hierarchically narrows down the search space for hotspot patterns. Layout designs were converted into feature space by capturing fragment-based features. [24] further enhanced the hotspot detection performance using multiple SVM kernels that focus on difference hotspot clusters. Voting mechanism has made ensemble learning a more promising candidate machine learning framework. [22] incorporated Adaboost and decision tree learner for efficient layout hotspot detection and exhibited good trade-off between detection accuracy and false positive penalty. Another representative ensemble learning framework was proposed in [25], where
the information-theoretic approach was applied in the feature extraction module. The problem was solved by a dynamic programming model and embedded into the smooth boosting model with naive Bayes. The lithography simulation overhead was further reduced.

Different from learning-based model designed for specific manufacturing problem on hotspot detection, Jiang et al. [9] proposed an independent mask printability evaluation framework which detects hotspots caused by EPE. A second order maximal circular mutual information scheme (SO-MCMI) was introduced to select the circle subset. The SO-MCMI is formulated as

\[
\max_w \ w^T M w \tag{1a}
\]

\[
\text{s.t. } \sum_{i=1}^{n_c} w_i = n_c^*, w_i \in \{0, 1\}, \forall i, \tag{1b}
\]

where \(w_i\) in \(n_c\)-dimensional vector \(w\) indicates whether the \(i^{th}\) circle is selected. To overcome the potential impacts due to the complicated feature presentations, XGBoost is applied to handle EPE classification and intensity regression modeling.

2.2. Deep Learning Solutions

The fast development of deep neural networks brings new opportunities for hotspot detection solutions. Considering the limitations of conventional machine learning on scalability requirements for printability estimation and feature representation, a novel deep learning based hotspot detection model was proposed in [3]. A feature tensor extraction technology was developed to transform origin features into lower scale representations where spatial information is reserved. To facilitate the training procedure and find a better trade-off between accuracy and false alarm, a batch biased learning (BBL) was presented. BBL can adjust the label penalty for different instances dynamically to improve the model performance, as in Equation (2).

\[
\epsilon(l) = \begin{cases} 
1, & \text{if } l \leq 0.3, \\
\frac{1}{1+\exp(\beta l)}, & \text{if } l > 0.3,
\end{cases}
\] 

where \(l\) is the training loss of the current instance or batch in terms of the unbiased ground truth and \(\beta\) is a manually determined hyper-parameter that controls how much the bias is affected by the loss.

Adaptive squish pattern was proposed in [4] to handle multilayer patterns. Compared with conventional squish patterns presents, the adaptive squish pattern not only reserves the property of lossless representation and store layout topologies and geometry information separately in a storage efficient format, but also provides a fixed size format which is suitable for most machine learning models.

Imbalance of positive and negative samples of layout patterns are cri
tal problem especially in machine learning based methods. A robust performance metric is needed to evaluate the model performance. ROC curve based measure for hotspot detection algorithm was proposed in [5], which provides a holistic view of imbalance on hotspot detection dataset. Multiple
loss functions for neural network models are applied to handle the imbalance problem during training. A general loss function designed for maximize the AUC score can be expressed as

\[ L_\Phi(f) = \frac{1}{N_+ N_-} \sum_{i=1}^{N_+} \sum_{j=1}^{N_-} \Phi(f(x_i^+) - f(x_j^-)), \]

where \( f(x_i^+) \) and \( f(x_j^-) \) are the prediction output of positive and negative samples of model \( f \) respectively. \( N_+ \) and \( N_- \) are number of positive and negative samples. The new loss functions present in [5] outperform the traditional cross-entropy loss on the state-of-the-art neural network model.

While these works deal with the patterns in small clips, the large regions with multiple hotspots cannot be handled directly. Recently, a region based method proposed by Chen et al. [21] solved this problem by enlarging the small clip into large regions (as depicted in Figure 2(b)). Inspired by the object detection task in computer vision field, a regression and classification multi-task framework is designed to handle multiple hotspots in large regions in a single epoch. The clip proposal network is applied to sample hotspot and non-hotspot regions for both classification and regression training. The loss function for regression on clip \( i \) can be written as

\[ l_{\text{loc}}(l_i, l'_i) = \begin{cases} \frac{1}{2}(l_i - l'_i)^2, & \text{if } |l_i - l'_i| < 1, \\ |l_i - l'_i| - 0.5, & \text{otherwise,} \end{cases} \]

where \( l_i \) and \( l'_i \) are the coordinates of prediction and ground truth respectively. The classification loss for clip \( i \) can be formulated as

\[ l_{\text{hotspot}}(h_i, h'_i) = -(h_i \log h'_i + h'_i \log h_i), \]

where \( h_i \) is the prediction of the model and \( h'_i \) is the label. Compared to the deterministic classification flow, the performance in [21] is improved greatly.

2.3. Overcome Imbalance: Pattern Generation

In real VLSI manufacturing scenario, hotspot patterns are usually fetal but rare in a design. This brings challenge for most learning-based solutions which require massive and diverse hotspot data to get a machine learning model well trained. [15] studied the possibility of generating DRC-clean test layout patterns with a generative machine learning model called transforming convolutional auto-encoder (TCAE). Inspired from transforming auto-encoder (TAE) [26], TCAE replaced capsule units with simpler latent vector nodes to represent part-whole feature representation. The identity mapping in TCAE-training allows a neural network to capture certain design rules. Dedicated perturbations on latent vectors promises to create diverse and DRC-clean patterns.
3. Mask Optimization via Machine Learning

Mask optimization ensures good mask printability and hence improves chip manufacturing yield. In advanced technology nodes, the conventional mask optimization processes including model-based and ILT-based approaches consume increasingly more computational resources. The flows of model-based and ILT-based approaches are shown in Figure 3. In this section, we will discuss several machine learning-based alternatives that assist traditional mask optimization flow.

![Output Mask](image)

**Target**

(a) Fragmentation and SRAF → EPE Violations Minimization → Output Mask

(b) Kernel Convolution → Photoresist Process → Output Mask

Figure 3 The flows of conventional OPC approaches: (a) model-based; (b) ILT-based.

3.1. Machine Learning-based OPC

The superiority of machine learning-based solutions has been evaluated in OPC [12]. However, the lack of scalability under advanced technology nodes becomes the main issue hindering the widespread deployment of a model-based OPC framework. Aiming at addressing the scalability issue, a fast machine learning-based mask printability prediction (MPP) framework [9] for lithography-related applications was proposed. The work can be extended to improve the scalability for different lithography-related applications. To enable the performance of the machine learning-based flow, a matrix-based concentric circle sampling (MCCS) method and a second-order circle subset selection algorithm for feature extraction were designed in [9]. The MPP framework has been demonstrated its effectiveness by embedding into a conventional mask optimization tool.

Existing machine learning models [27, 28, 12] can only perform pixel-wise or segment-wise mask calibration that is not computationally efficient. In accordance with the critical problem, [11] proposed a generative adversarial network (GAN) based mask optimization flow that takes target circuit patterns as input and generates quasi-optimal masks for further inverse lithography technique (ILT) refinement.
To enhance the computational efficiency and alleviate the over-fitting issue, training topologies are synthesized. For the sake of faster training procedure, an ILT-guided pre-training flow was proposed in [11] to initialize the generator with intermediate ILT results. Besides, the authors designed new objectives of the discriminator to ensure the model is trained towards a target-mask mapping instead of a distribution. The new objective function is as follows:

$$\min_G\max_D \mathbb{E}_{Z_t \sim \mathbb{Z}}[1 - \log(D(Z_t, G(Z_t)))] + \|M^* - G(Z_t)\|_p^p + \mathbb{E}_{Z_t \sim \mathbb{Z}}[\log(D(Z_t, M^*))], \quad (6)$$

where $Z_t$ represents the target layout, $G$ for the generator output, $D$ for the discriminator output, $p_x$ for some distribution, $M^*$ for the reference mask, and a set of target patterns $\mathbb{Z} = \{Z_{t,i}, i = 1, 2, \ldots, N\}$ and a corresponding reference mask set $\mathbb{M} = \{M^*_i, i = 1, 2, \ldots, N\}$. Experimental results have verified that this flow can facilitate the mask optimization process as well as ensure a better printability.

### 3.2. Machine Learning-based SRAF Insertion

Although conventional OPC can size the mask to give the correct critical dimension (CD) on the wafer, it cannot make the isolated target pattern become dense [29]. As a result, sub-resolution assist feature (SRAF) [30] insertion was proposed. There is a wealth of literature on the topic of SRAF insertion for mask optimization, which can be roughly divided into three categories: rule-based approach, model-based approach, and machine learning-based approach. However, prior machine learning-based approaches [31, 13] lack well-discrimination feature extraction techniques as well as a global view in SRAF designs, which leads to unsatisfied simulation results.

Geng et al. firstly revised conventional concentric circle area sampling (CCAS) feature construction method, by proposing a supervised online dictionary learning algorithm for simultaneous feature extraction and dimensionality reduction [10]. In other words, label information is not only utilized in learning stage but also imposed in feature extraction stage, which in turn benefits the learning counterpart. Equation (7) is the main objective function for supervised feature revision, where $y_t \in \mathbb{R}^n$ refers to an input CCAS feature vector, $q_t \in \mathbb{R}^s$ corresponds to discriminative sparse code of $t$-th input feature vector, $h_t \in \mathbb{R}$ is the label of an input, $x_t \in \mathbb{R}^s$ represents sparse codes, $D = \{d_j\}_{j=1}^s, d_j \in \mathbb{R}^n$ denotes the dictionary made up of atoms to encode input features, $A \in \mathbb{R}^{s \times s}$ is a matrix transforming original sparse code $x_t$ into discriminative sparse code, $W \in \mathbb{R}^{1 \times s}$ is the related weight vector, and $\alpha, \beta$ represent the balancing hyper-parameters.

$$\min_{x, D, A, W} \frac{1}{N} \sum_{t=1}^{N} \frac{1}{2} \left\|y_t^\top, \sqrt{\alpha}q_t^\top, \sqrt{\beta}h_t\right\|_2^2 - \left(\frac{D}{\sqrt{\alpha}A} \frac{\beta}{W}\right) x_t \left\|_2^2 + \lambda\|x_t\|_p^p. \quad (7)$$

To consider SRAF design rules in a global view, the authors construct an integer linear programming (ILP) model in the post-processing stage of their SRAF insertion framework. Experimental results demonstrate the efficacy of the proposed SRAF insertion flow in [10].
However, [10] lies on raw CCAS feature which is manually-crafted but not automatically learnt by the learning model yet. Besides, the grid-based ILP method lacks efficiency, especially for large designs. So there still exists big room to improve. Very recently, GAN-SRAF [14] casted the original SRAF insertion as an image-to-image translation problem where a layout is translated from its original domain to SRAFed layout domain. The visualization of the SRAF image translation is shown in Figure 4. To achieve this formulation, Alawieh et al. firstly adopted conditional generative adversarial network (CGAN) in SRAF insertion. In addition, to fit CGAN training, a novel multi-channel heatmap encoding/decoding scheme was proposed to map layouts to images without information loss. The loss function is designed as Equation (8):

$$\min_G \max_D \mathbb{E}_{x,y}[\log D(x,y)] + \mathbb{E}_{x,z}[\log(1 - D(x,G(x,z)))] + \lambda_{L_1} \mathbb{E}_{x,z,y}[\|y - G(x,z)\|_1],$$

(8)

where $x$ is an observed image, $y$ is an output image, $z$ denotes a random noise vector, $G$ and $D$ refer to the generator and discriminator in a CGAN, respectively. To further reduce blurring, the authors adopt $L_1$-norm rather than $L_2$-norm. With comparable lithographic performance, the GAN-SRAF framework surpasses prior works significantly on insertion speed.

3.3. OPC in Multiple Patterning Scenarios

In advanced technology nodes, layout decomposition and mask optimization are two of the most critical RET stages. In layout decomposition, a target image is divided into several masks, while in mask optimization, each decomposed mask is optimized by some RET techniques like OPC [32].

[33] is a pioneer work that considers multiple exposure effects in ILT framework. To automatically synthesize the masks and then print the desired wafer pattern, [33] first combined ILTs and double-exposure lithography. Via inverting the forward model from mask to wafer, ILTs synthesize the input mask to obtain the required wafer pattern. On the other hand, double-exposure lithography exploits two masks under two illumination settings to print the desired wafer pattern. The objective function of [33] is shown in Equation (9), which is formulated as minimizing the $L_2$-norm of the difference between the desired pattern...
\[ z^* \text{ and the aerial image } |H_a|^2 + |H_b|^2. \] Here \( H \) is a jinc function with cutoff frequency of \( NA/\lambda \), and \( a, b \) are sampled from two input masks.

\[
\min_{a,b} F(a, b) = \operatorname{argmin}_{a,b} \| z^* - |H_a|^2 - |H_b|^2 \|^2_2.
\]

However, [33] has not addressed the layout decomposition problem yet. Ma et al. firstly developed a unified optimization framework which solves layout decomposition and mask optimization simultaneously [17]. To compatible with the objective, an unified mathematical formulation \( \min_{M_1, M_2} F = \| Z_t - Z \|^2_2 \) is proposed in [17], where \( Z_t \) represents the target image with \( Z \) the printed image, \( M_1 \) and \( M_2 \) for output masks. A gradient-based optimization approach with a set of discrete optimization techniques is also proposed to solve the problem efficiently. The experimental results in [17] demonstrate the efficacy of the unified framework.

4. Heterogeneous OPC

Previous works have shown that different OPC engines exhibit advantages on different designs. [16] and [19] are two representative implementations of ILT and model-based OPC engine. Figure 5 depicts the performance gap of two engines on ten designs from ICCAD2013 CAD Contest [34]. Because in most cases model-based OPC runs faster than ILT, if we can efficiently predict the behavior of different OPC engines and hence choose the best one, meanwhile the throughput of mask optimization flow can be significantly improved. The observation, therefore, inspires the design of a heterogeneous OPC framework, which adopts a deterministic machine learning model identifies the best OPC engine for a given design with negligible overhead.
4.1. Efficient OPC Engine Selection with MobileNetV2

Since the explosion of deep neural networks and machine learning, many powerful neural network architectures (e.g. VGG, ResNet, MobileNet, and etc) have been proposed. These neural network designs have been proved to provide satisfactory results on classification tasks. Therefore, the overhead to achieve satisfactory results will be our consideration. Here, we pick the model with smallest cost in computation and storage. To accommodate the demands for efficient back-end design cycle, we adopt the MobileNetV2 [35] as our baseline neural network model, as detailed in Table 1. The basic components of the network is bottleneck depth-separable convolution with residuals (referred as bottleneck layer). Bottleneck layers are constructed differently according to their stride settings. Stride-1 blocks come similarly with residue blocks with short cut connections between input and output layers (Figure 6(a)). Stride-2 blocks are traditional feed-forward style by stacking 1 × 1 and

![Figure 6 Visualization of bottleneck layer: (a) stride=1; (b) stride=2.](image-url)

<table>
<thead>
<tr>
<th>Layer</th>
<th>Kernel Size</th>
<th>Stride</th>
<th>Output Node #</th>
</tr>
</thead>
<tbody>
<tr>
<td>conv2d</td>
<td>3</td>
<td>2</td>
<td>112 × 112 × 32</td>
</tr>
<tr>
<td>bottleneck</td>
<td>3</td>
<td>1</td>
<td>112 × 112 × 16</td>
</tr>
<tr>
<td>bottleneck</td>
<td>3</td>
<td>1</td>
<td>56 × 56 × 24</td>
</tr>
<tr>
<td>bottleneck</td>
<td>3</td>
<td>1</td>
<td>28 × 28 × 32</td>
</tr>
<tr>
<td>bottleneck</td>
<td>3</td>
<td>1</td>
<td>14 × 14 × 64</td>
</tr>
<tr>
<td>bottleneck</td>
<td>3</td>
<td>1</td>
<td>14 × 14 × 96</td>
</tr>
<tr>
<td>bottleneck</td>
<td>3</td>
<td>1</td>
<td>7 × 7 × 160</td>
</tr>
<tr>
<td>bottleneck</td>
<td>3</td>
<td>1</td>
<td>7 × 7 × 320</td>
</tr>
<tr>
<td>conv2d</td>
<td>1</td>
<td>1</td>
<td>7 × 7 × 1280</td>
</tr>
<tr>
<td>avepooling</td>
<td>7</td>
<td>-</td>
<td>1 × 1 × 1280</td>
</tr>
<tr>
<td>conv2d</td>
<td>1</td>
<td>1</td>
<td>1 × 1 × 1280</td>
</tr>
<tr>
<td>fc</td>
<td>-</td>
<td>-</td>
<td>2</td>
</tr>
</tbody>
</table>

Table 1 Neural Network Configuration.
depth-wise $3 \times 3$ convolutions with non-linearity.

Figure 7 Depth-wise separable convolution saves computation cost. (a) Regular convolution. (b) Depth-wise separable convolution.

The “dwise” represents the depth-wise separable convolution operation that has been widely used neural network architecture designs. As shown in Figure 7(b), depth-wise convolution performs convolution channel by channel to reduce multiplication operations, and separable convolution decomposes $k \times k$ kernel into $k \times 1$ and $1 \times k$. Basically, such operation can achieve the functionality of standard convolutions (see Figure 7(a)) with significantly reduced parameter number and computation cost by an order of $k^2$, where $k$ is the convolution kernel size.

4.2. Channel-wise Attention Assists to Capture Design Characteristics

Although the neural networks are designed with reduced computation cost thanks to the efficient depth-wise convolution layer. We can observe that different channels are less correlated than regular convolutions as in Figure 7. Since different channels in intermediate feature maps are activation of corresponding convolution kernels, it is necessary to select semantic meaningful channels for efficient feature extraction and classification.

Attention [36] is originally proposed in sequence-to-sequence transformation applications, aiming to map a query and key-value pairs to an output. In sequence transformation domain, such structure captures the relationships and relative importance of different nodes in a given sequence. Interestingly, this neural network design also exhibits promising results in image understanding [37]. To ensure that our model can capture semantic attributes, we propose the bottleneck-attention layer that embeds channel-wise attention into bottleneck layers. The architecture is visualized in Figure 8, where $\Phi$ is a mapping function (that can be composed of pooling and auto-encoders) to acquire attention information. Here, we represent $\Phi$ as a combination of poolings and feature learning. For a given input feature map $X$, we first get its abstraction with global average and max pooling (calculate pooling
across the entire feature map in each channel),

\[ p_{\text{ave}} = g\text{AveragePool}(X), p_{\text{max}} = g\text{MaxPool}(X). \]  (10)

The vectors \( p_{\text{ave}}, p_{\text{max}} \) will be feed into an auto-encoder structure for feature learning and transformation.

\[ p'_{\text{ave}} = \text{AE}(p_{\text{ave}}; w), p'_{\text{max}} = \text{AE}(p_{\text{max}}; w). \]  (11)

Then the pooling information will be added together to obtain attention map,

\[ p = \sigma(p'_{\text{ave}} + p'_{\text{max}}), \]  (12)

where \( \sigma \) denotes the activation function. The final output of the attention module will be the element-wise product between \( p \) (cast to the same dimension as \( X \)) and \( X \).

5. Experimental Results

5.1. Configurations

As a case study, in this paper, we adopt two OPC engines that are based on ILT and compact model respectively. We adopt the same training design set (with 4000 randomly generated designs) as used to train GAN-OPC [11] which are fed into an ILT engine [16] and a model-based OPC [19]. Each pattern in the training set will be fed into different OPC engines and hence we can obtain the MSE of corresponding mask simulation contours. We then label all instances in the training set with the following rule:

\[ y = \begin{cases} 
1, & \text{if DATE15 MSE} \geq \text{DAC14 MSE}, \\
0, & \text{otherwise}.
\end{cases} \]

To fit the neural network well, we also each GDSII design is converted into image with a resolution of 1nm/pixel and down-sampled to 224×224.
Table 2 Evaluation of the proposed H-OPC.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MSE Time</td>
<td>MSE Time</td>
<td>MSE Time</td>
<td>MSE Time</td>
</tr>
<tr>
<td>1</td>
<td>53816 278</td>
<td>49893 1280</td>
<td>49893 1280</td>
<td>49893 1280</td>
</tr>
<tr>
<td>2</td>
<td>41382 142</td>
<td>50369 381</td>
<td>41382 142</td>
<td>41382 142</td>
</tr>
<tr>
<td>3</td>
<td>79255 152</td>
<td>81007 1123</td>
<td>79255 152</td>
<td>79255 152</td>
</tr>
<tr>
<td>4</td>
<td>21717 307</td>
<td>20044 1271</td>
<td>21717 307</td>
<td>20044 1271</td>
</tr>
<tr>
<td>5</td>
<td>48858 189</td>
<td>44656 1120</td>
<td>44656 1120</td>
<td>44656 1120</td>
</tr>
<tr>
<td>6</td>
<td>46320 353</td>
<td>57375 391</td>
<td>46320 353</td>
<td>46320 353</td>
</tr>
<tr>
<td>7</td>
<td>31898 219</td>
<td>37221 406</td>
<td>31898 219</td>
<td>31898 219</td>
</tr>
<tr>
<td>8</td>
<td>23312 99</td>
<td>19782 388</td>
<td>19782 388</td>
<td>19782 388</td>
</tr>
<tr>
<td>9</td>
<td>55684 119</td>
<td>55399 1138</td>
<td>55684 119</td>
<td>55684 119</td>
</tr>
<tr>
<td>10</td>
<td>19722 61</td>
<td>24381 387</td>
<td>19722 61</td>
<td>19722 61</td>
</tr>
<tr>
<td>Avg.</td>
<td>42196.4 191.9</td>
<td>44012.7 788.5</td>
<td>41030.9 414.1</td>
<td>40863.6 510.5</td>
</tr>
<tr>
<td>Ratio</td>
<td>1.03 0.46</td>
<td>1.07 1.90</td>
<td>1.00 1.00</td>
<td>0.99 1.23</td>
</tr>
<tr>
<td>Acc.</td>
<td>-</td>
<td>-</td>
<td>80%</td>
<td>90%</td>
</tr>
</tbody>
</table>

5.2. Model Evaluation

We evaluate the proposed framework using ten designs from ICCAD2013 CAD Contest [34]. Each design is fed into the trained CNN model before going through the mask optimization stage. CNN predicts which OPC engine behaves better on the given design. Detailed results are listed in Table 2, where “MB-OPC”, “ILT”, “H-OPC” and “H-OPC-Attention” list the results of model-based OPC, inverse lithography technique-based OPC, a more efficient neural network model that has similar behavior as used in [38] and the proposed framework with bottleneck-attention layers. In the table, column “ID” represents 10 designs included in the benchmark suite, columns “MSE” indicate the mean square error between the simulated wafer image and the design for each OPC solution, and columns “Time” list the mask optimization runtime of each design using three solutions. As can be seen, the baseline heterogeneous OPC framework can assign better OPC engines to 8 out of ten designs in the benchmark suit, which hence results in better mask optimization performance with average MSE reduced by $\sim 3\%$. Also, the trade-off on runtime overhead is more balanced with the help of a deterministic learning model. With the help of attention layers, our H-OPC framework is able to increase the prediction accuracy from 80% to 90% and hence results in 1% improvement compared to the baseline H-OPC model.

5.3. Discussion

Performance of an OPC engine is affected by many aspects. These include the complexity of target designs and the OPC recipes. Generally speaking, model-based OPC runs faster than ILT because only one forward lithography simulation is required in each iteration and the adjustments only target at shape segments. On the other hand, ILT requires both forward and backward calculations in each optimization step and the mask optimization is in pixel level.
ILT, apparently, offers larger solution space and hence hopefully better mask optimization results. However, we can still observe cases that MBOPC surpasses ILT in terms of contour MSE. This can be explained by the uncertainty in non-convex nature of ILT. These facts make it hard to explicitly distinguish the best engine for a given design and motivate the research to leverage the performance gap between different OPC engines.

The attention component, thanks to its advantage of feature extraction by capturing key information from the learned feature maps, brings improvements on prediction accuracy and average MSE. We can also observe that 20% more runtime overhead is introduced with attention components. Such result is actually what we expected because each design is labeled only according to the simulated contour MSE. Thus, a better trained classification model will result in better MSE only. However, more evaluation metrics can be easily considered by introducing additional label rules when preparing the training set.

6. Conclusion and Future Work

In this paper, we study recent advances of machine learning techniques on VLSI mask optimization problems. We show that both deterministic and generative machine learning models assist to manufacturing-friendly layout design. The former helps to identify process weak regions in a design and can speed-up OPC by circumventing costly lithography simulation. The latter focuses on generation of directly printable masks. Observing the importance of legacy OPC engines in machine learning-based solutions, we propose a new methodology that a machine learning model facilitates modern OPC flow. A deterministic classification model is designed to identify the best OPC engine for a given design with negligible computing overhead. We hope the study can motivate deeper explorations of machine learning solutions for VLSI mask optimization, which should not only include research on machine learning-based OPC engine itself but should also dig into a flow control level. To prototype such framework for the benefits in practical chip manufacturing scenario, future works include (1) supporting large-scale full chip input and (2) stronger classifier design that enable increased number of OPC engines and/or OPC recipes.

Acknowledgment

This work is supported by The Research Grants Council of Hong Kong SAR (No. CUHK24209017 and No. CUHK14209420).

References

[31] X. Xu, T. Matsunawa, S. Nojima, C. Kodama, T. Kotani, D. Z. Pan, A machine learning based


