CMSC 5743 Efficient Computing of Deep Neural Networks

Lecture 05: CUDA Programming

Bei Yu CSE Department, CUHK byu@cse.cuhk.edu.hk

(Latest update: October 22, 2021)

Fall 2021



1 GPU Architecture

2 CUDA Programming Model





GPU Architecture





CPU vs GPU















SIMD: single instruction multiple data



GPU Architecture









Theoretical single precision GFLOP/s at base clock



CPU memory hierarchy





CPU memory hierarchy



DRAM



CPU memory hierarchy





GPU memory hierarchy



L2 cache

GPU DRAM

















Registers: R 0 cycle / R-after-W ~20 cycles

L1/texture cache: 92 cycles Shared memory: 28 cycles Constant L1 cache: 28 cycles

L2 cache: 200 cycles

DRAM: 350 cycles

(for Nvidia Maxwell architecture)





Theoretical Peak GB/s

Nvidia GPU Comparison



GPU	Tesla K40 (2014)	Titan X (2015)	Titan X (2016)
Architecture	Kepler GK110	Maxwell GM200	Pascal GP102
Number of SMs	15	24	28
CUDA cores	2880 (192 * 15SM)	3072 (128 * 24SM)	3584 (128 * 28SM)
Max clock rate	875 MHz	1177 MHz	1531 MHz
FP32 GFLOPS	5040	7230	10970
32-bit Registers / SM	64K (256KB)	64K (256KB)	64K (256KB)
Shared Memory / SM	16 KB / 48 KB	96 KB	64 KB
L2 Cache / SM	1.5 MB	3 MB	3 MB
Global DRAM	12 GB	12 GB	12 GB
Power	235 W	250 W	250 W



CUDA Programming Model





- SIMT: Single Instruction, Multiple Threads
- Programmer writes code for a single thread in simple C program.
 - All threads executes the same code, but can take different paths.





thread block

- SIMT: Single Instruction, Multiple Threads
- Programmer writes code for a single thread in simple C program.
 - All threads executes the same code, but can take different paths.
- Threads are grouped into a block
 - Threads within the same block can synchronize execution





thread block



- SIMT: Single Instruction, Multiple Threads
- Programmer writes code for a single thread in simple C program.
 - All threads executes the same code, but can take different paths.
- Threads are grouped into a block
 - Threads within the same block can synchronize execution
- Blocks are grouped into a grid
 - Blocks are independently scheduled on the GPU, can be executed in any order.
- A kernel is executed as a grid of blocks of threads



- Each block is executed by one SM and does not migrate.
- Several concurrent blocks can reside on one SM depending on block's memory requirement and the SM's memory resources.





- A warp consists of 32 thread.
 - A warp is the basic schedule unit in kernel execution.
- A thread block consists of 32-thread warps.
- Each cycle, a warp scheduler selects one ready warps and dispatches the warps to CUDA cores to execute.



```
100: ...
101: if (condition) {
102: ...
103: } else {
104: ...
105: }
```



pc: 100



```
100: ...
101: if (condition) {
102: ...
103: } else {
104: ...
105: }
```







```
100: ...
101: if (condition) {
102: ...
103: } else {
104: ...
105: }
```



pc: 100 pc: 101 pc: 102



```
100: ...
101: if (condition) {
102: ...
103: } else {
104: ...
105: }
```



pc: 100 pc: 101 pc: 102 pc: 104



```
100: ...
101: if (condition) {
102: ...
103: } else {
104: ...
105: }
```



pc: 100 pc: 101 pc: 102 pc: 104 pc: 105



GPU memory hierarchy



grid



```
// compute vector sum C = A + B
Void vecAdd_cpu(const float* A, const float* B, float* C, int n) {
    for (int i = 0; i < n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```



```
// compute vector sum C = A + B
Void vecAdd_cpu(const float* A, const float* B, float* C, int n) {
    for (int i = 0; i < n; ++i)
        C[i] = A[i] + B[i];
}
__global__ void vecAddKernel(const float* A, const float* B, float* C, int n) {
    int i = blockDim.x * blockIdx.x + threadIdx.x;
    if (i < n) {
        C[i] = A[i] + B[i];
    }
}
```





Suppose each block only includes 4 threads: blockDim.x = 4

_global__ void vecAddKernel(const float* A, const float* B, float* C, int n) {
 int i = blockDim.x * blockIdx.x + threadIdx.x;
 Compute the global index
 if (i < n) {
 C[i] = A[i] + B[i];
 }
}</pre>





Suppose each block only includes 4 threads: blockDim.x = 4

_global__ void vecAddKernel(const float* A, const float* B, float* C, int n) {
 int i = blockDim.x * blockIdx.x + threadIdx.x;
 if (i < n) {
 C[i] = A[i] + B[i];
 }
} Each thread only performs
one pair-wise addition
}</pre>

```
#define THREADS_PER_BLOCK 512
void vecAdd(const float* A, const float* B, float* C, int n) {
    float *d A, *d B, *d C;
    int size = n * sizeof(float);
    cudaMalloc((void **) &d A, size);
    cudaMemcpy(d A, A, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d B, size);
    cudaMemcpy(d_B, B, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d C, size);
    int nblocks = (n + THREADS_PER_BLOCK - 1) / THREADS_PER_BLOCK;
    vecAddKernel<<<nblocks, THREADS PER BLOCK>>>(d A, d B, d C, n);
    cudaMemcpy(C, d_C, size, cudaMemcpyDeviceToHost);
    cudaFree(d A); cudaFree(d B); cudaFree(d C);
}
```



}

```
#define THREADS PER BLOCK 512
void vecAdd(const float* A, const float* B, float* C, int n) {
    float *d A, *d B, *d C;
    int size = n * sizeof(float);
    cudaMalloc((void **) &d A, size);
    cudaMemcpy(d_A, A, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d B, size);
    cudaMemcpy(d_B, B, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_C, size);
    int nblocks = (n + THREADS PER BLOCK - 1) / THREADS PER BLOCK;
    vecAddKernel<<<nblocks, THREADS PER BLOCK>>>(d A, d B, d C, n);
    cudaMemcpy(C, d_C, size, cudaMemcpyDeviceToHost);
                                                            Launch the GPU kernel
    cudaFree(d A); cudaFree(d B); cudaFree(d C);
                                                            asynchronously
```





- Consider computing the sum of a sliding window over a vector
 - Each output element is the sum of input elements within a radius
 - Example: image blur kernel
- If radius is 3, each output element is sum of 7 input elements





```
#define RADIUS 3
global void windowSumNaiveKernel(const float* A, float* B, int n) {
    int out index = blockDim.x * blockIdx.x + threadIdx.x;
    int in index = out index + RADIUS;
    if (out index < n) {</pre>
        float sum = 0.;
        for (int i = -RADIUS; i <= RADIUS; ++i) {</pre>
            sum += A[in index + i];
        }
        B[out_index] = sum;
    }
```



```
void windowSum(const float* A, float* B, int n) {
    float *d A, *d B;
    int size = n * sizeof(float);
    cudaMalloc((void **) &d A, (n + 2 * RADIUS) * sizeof(float));
    cudaMemset(d A, 0, (n + 2 * RADIUS) * sizeof(float));
    cudaMemcpy(d A + RADIUS, A, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d B, size);
    dim3 threads(THREADS PER BLOCK, 1, 1);
    dim3 blocks((n + THREADS_PER_BLOCK - 1) / THREADS_PER_BLOCK, 1, 1);
    windowSumNaiveKernel<<<blocks, threads>>>(d A, d B, n);
    cudaMemcpy(B, d B, size, cudaMemcpyDeviceToHost);
    cudaFree(d A); cudaFree(d B);
}
```



- For each element in the input, how many times it is loaded?
 - Each input element is read 7 times!
 - Neighboring threads read most of the same elements
- How can we avoid redundant reading of data?





• A thread block first cooperatively loads the needed input data into the shared memory.





```
_global__ void windowSumKernel(const float* A, float* B, int n) {
    __shared__ float temp[THREADS_PER_BLOCK + 2 * RADIUS];
    int out_index = blockDim.x * blockIdx.x + threadIdx.x;
    int in_index = out_index + RADIUS;
    int local_index = threadIdx.x + RADIUS;
    int local_index < n) {
        temp[local_index] = A[in_index];
        if (threadIdx.x < RADIUS) {
            temp[local_index - RADIUS] = A[in_index - RADIUS];
            temp[local_index + THREADS_PER_BLOCK] = A[in_index+THREADS_PER_BLOCK];
        }
        syncthreads();
</pre>
```



```
float sum = 0.;
for (int i = -RADIUS; i <= RADIUS; ++i) {
    sum += temp[local_index + i];
}
B[out_index] = sum;</pre>
```



Case Study: Parallel Reduction



- Sum Reduction: Adding up the elements of an array
- Sequential approach:

2 3 4

5

```
float sum = 0;
for ( int i = 0; i < n; i++ )
{
    sum += array[i];
}</pre>
```



- How can we do this in parallel using threads?
- ① Create one thread for every pair of elementes
 ② All threads add in parallel
 - This gives us a bunch of partial sums
 - **8** Repeat from (1) using the partial sums
 - Until we have left with a single value

An In-Place Array Implementation









Looping through Levels





Calculating Indices





- What is the index of each left number?
 - 0, 2, 4, 6
- We have:
 - level 0: $left = id \times 2$
 - level 1: $left = id \times 4$
- What changes between levels?
 - stide:
 - level 0: stride = 1
 - level 1: stride = 2
- We can get left = id \times (strides \times 2)





- So we have: left = id \times (strides \times 2)
- If we know left, then: right = left + stride



```
_global__ void reduce(float *array, int n) {
1
                 int id = threadIdx.x;
2
3
                 int threads;
                 int stride;
 4
                 int left, right;
5
                 threads = n / 2;
6
                 for (stride = 1; stride < n; stride *= 2, threads /= 2)</pre>
7
                 { if (id < threads) {
8
                     left = id \star (stride \star 2);
9
                     right = left + stride;
10
                     array[left] = array[left] + array[right];
11
12
                 ____syncthreads(); }
13
14
```



- Our kernel assumes we have enough threads to run level 0 in a single block
 - $\frac{n}{2}$ threads
- Problem: Max block size on our GPU is 1024 threads
 - At level 0, each threads adds 2 elements
 - With 1024 threads, we can add a 2048 element array
 - Any more, and we need to use another block
- Can we split the summation across multiple blocks?