

## **CENG 4480 Lecture 10: Clock**


Bei Yu

#### Reference:

- Chapter 11 Clock Distribution
- High speed digital designby Johnson and Graham


# A 2-bit ring counter example

- 2-bit ring counter
- Initially A = B = 0; A = 0011001100
- What is B?



## A 2-bit ring counter example

- The result is Okay when clock is slow
- But, when clock is TOO fast, get some problem



Arduino uno: 16 MHz


## Setup Time and Time Margin

- Setup Time: The time that the input data must be stable before the clock transition of the system occurs
- Time Margin: measures the **slack**, or excess time, remaining in each clock cycle
  - Protects your circuit against signal cross-talk, miscalculation of logic delays, and later minor changes in the layout
  - ◆ Depends on both time delay of logic paths and clock interval


CENG4480 4 L10. Clock

#### Notations in Clock Skew Calculation

- Tff: delay of flip-flop (FF)
- Tg: delay of gate G, including track delay
- Tsetup: worst-case setup time required by FF2, data at D2 must arrive at least T<sub>setup</sub> before CLK<sub>2</sub>
- TCLK: clock period; interval between clocks




CENG4480 5 L10. Clock




## EX. B2-1

- CLK1 = CLK2 = 20MHz; Tff = 8ns; Tsetup = 5ns; TG = 10ns.
- Questions:
  - Find time margin
  - How many delay G gates can you insert between A and B without creating error?




20MHz = 50 ns

#### **Clock Skew** • The clock does NOT reach FF1, FF2 at the same time CLK0 $T_{c1,max}$ = latest $T_{c1}$ arrival time CLK1 CLK2 a positive skew = Tc1,max - Tc2,min delay 1 :\*\*: : Tc2,min = earliest Tc2 arrival time Source CLK0 delay 2 CENG4480 L10. Clock 8



# Why Care Clock Skew?

- $T_{delay} = T_{c1,max} + T_{ff} + T_{G}$
- $T_{clk'} = T_{clk} + T_{c2,min} T_{setup}$
- Since Tdelay < Tclk' =>



CENG4480 10 L10. Clock

### EX. B2-2

**Question:** Given

- Tff = 7ns;
- Tg = 5ns;
- Tsetup = 4ns;
- Tclk = 40MHZ;

What's the biggest time skew allowed?

Answer:


CENG4480 11 L10. Clock

 $40MHz = 4 \times 10^7$  cycles per second = 25 ns

## Strategies to reduce clock skew

- Drive them from the same source & balance the delays
- Style 1: Spider-leg distribution network
  - use a power driver to drive N outputs.
  - Use load (R) termination to reduce reflection if the traces are long (distributed circuit). Total load =R/N.
  - Two or more driver outputs in parallel may be needed.
- Style 2: Clock distribution tree

CENG4480 12 L10. Clock




Distributes clocks from a single source to N remote destinations.


Reflections are damped by resistive terminations R at the end of each spider leg.

The drive circuit experiences a total load of R/N.

We need a more powerful clock driver.




# Modern Clock Design — 1




[Ho et al, ISPD'2009]

CENG4480 15 L10. Clock



# Modern Clock Design — 3 [Seok et al, ISLPED'2010] L10. Clock CENG4480 17



# EX. Skew Optimization

- Instead of Zero-Skew, take advantage of Skew.
- Question: Given Tg=6ns, Tff=10ns, Tsetup=2ns, what's the minimal Tclk? Assume Tc3 = 0.

CENG4480 19 L10. Clock

