## CENG4480 Homework 3

Due: Dec. 09, 2018

## Solutions

Q1 Given the 6T-SRAM cell as in Figure 1, discuss the reading behavior (i.e., reading steps) if originally $\mathrm{A}=1, \mathrm{~A} \_\mathrm{b}=0$.


Figure 1: 6T-SRAM cell structure.

A1 (Please follow the the notes in slides)
Q2 What is the modern memory hierarchy? Analysis the properties of each hierarchy level.
A2 (Analyze based on the following figure:)



1. On-Chip Register; L1, L2 Cache; Main Memory; Secondary Storage (Disk).
2. Working speed decrease and storage size increase along above hierarchy level.

Q3 For the given SR Latch in Figure 2. Assume the initial state of $\bar{Q}$ is 1. Try to draw the waveform of Q if $\mathrm{S}, \mathrm{R}$, and $\mathrm{E}(\mathrm{Clk})$ have shown in Figure 3 .


Figure 2: Gated SR Latch.

A3 The waveform is shown as in the following figure:


Q4 Design a finite state machine to detect the pattern of " 11001 " in the bit stream. How many states are required? Draw the state transition graph.

A4 The state transition graph is shown in the following figure:
You can also draw the state transition table as follows

| State | Coding | Current State | Input | Next State |
| :---: | :---: | :---: | :---: | :---: |
| S0 | Initial | S0 | $0 / 1$ | S0/S1 |
| S1 | 1 | S1 | $0 / 1$ | S0/S2 |
| S2 | 11 | S2 | $0 / 1$ | S3/S2 |
| S3 | 110 | S3 | $0 / 1$ | S4/S1 |
| S4 | 1100 | S4 | $0 / 1$ | S0/S5 |
| S5 | 11001 | S5 | $0 / 1$ | S0/S2 |

[^0]

Figure 4: A4

Q5 A digital clock is important in circuit design. Please answer the following three questions.
(a) Given the following circuit, CLK1 $=$ CLK $2=25 \mathrm{MHz}$; Tff $=5 \mathrm{~ns}$; Tsetup $=5 \mathrm{~ns}$. The gate delay $\mathrm{TG}=10 \mathrm{~ns}$. Please calculate the time margin. Note: $\mathrm{Tff}=$ delay of a flip flop, Tsetup=setup time of a flip flop, and TG is delay of a gate.

(b) In the above circuit, currently there is already one delay gate with delay TG. How many more similar delay gates can you insert between A and B without creating error?
(c) Sometimes we can take advantage of clock skew. For the above circuit, if the delay from CLK to CLK2 is 4ns, calculate the minimal clock period of the clock CLK.

A5 1. Period $=\frac{1}{25 \mathrm{M}}=40 \mathrm{~ns}$. Margin $=40-5-5-10=20 \mathrm{~ns}$
2. $\operatorname{Max} \#$ gate $=\frac{20}{10}=2$. So 2 more gates can be inserted.
3. Since we are searching for minimal period, no slack is desired.

$$
\begin{equation*}
\mathrm{Tc} 1+\mathrm{Tff}+\mathrm{TG}+\mathrm{Tsetup}=\mathrm{TCLK}+\mathrm{Tc} 2 \tag{1}
\end{equation*}
$$

From Equation (1) we have TCLK $=20+\mathrm{Tc} 1-\mathrm{Tc} 2$. We set $\mathrm{Tc} 1=0$, then we can obtain $\operatorname{TCLK}=16 \mathrm{~ns}$


[^0]:    ${ }^{1}$ Note: state transition graph and state transition table are equivalent, thus you only need to provide one.

