

香港中文大學 The Chinese University of Hong Kong

CENG3420

Lab 2-2: RISC-V RV32I Simulator

Yuhao Ji & Mengjia Dai Department of Computer Science & Engineering Chinese University of Hong Kong yhji24@cse.cuhk.edu.hk& mjdai24@cse.cuhk.edu.hk

Spring 2025



2 RV32I Instructions

3 Lab 2-2 Assigment

Introduction

Use C programming language to finish lab assignments in following weeks.

- Lab 2.1 implement an RISCV-LC Assembler
- Lab 2.2 implement an RISCV-LC ISA Simulator
- Lab 3.x implement an RISCV-LC Simulator

NOTICE

Lab2 & Lab3 are challenging! Once you have passed Lab2 & Lab3, you will be more familiar with RV32I & a basic implementation!

ISA Simulator

- Mimic the behavior of an instruction execution.
- ISA Simulator input: a binary file generated in Lab 2.1.

Introduction Our Lab2 & Lab3 are Inspired by LC-3b

- LC-3b: Little Computer 3, b version.
- Relatively simple instruction set.
- Most used in teaching for CS & CE.
- Developed by Yale Patt@UT & Sanjay J. Patel@UIUC.





RV32I Instructions

- The instruction encoding width is 32-bit.
- Each instruction is aligned with a **four-byte** boundary in memory.
- RV32I only manipulates integer numbers and no multiplication or division.
- Our labs are based on the official RISC-V ISA manual: https://www.cse.cuhk.edu.hk/~byu/CENG3420/2025Spring/doc/ RV32-reference-1.pdf https://github.com/riscv/riscv-isa-manual/releases/download/ Ratified-IMAFDQC/riscv-spec-20191213.pdf

31 30 25	5 24	20	19	15 14	12 11	8	7	6 0	
funct7	rs	2	rs1	func	t3	rd		opcode	R-type
imm[1	1:0]		rs1	funct	t3	rd		opcode	I-type
									_
imm[11:5]	rs	2	rs1	funct	t3	imm[4:0]	opcode	S-type
									_
$\operatorname{imm}[12]$ $\operatorname{imm}[10:5]$	rs	2	rs1	funct	t3 im	m[4:1]	$\operatorname{imm}[11]$	opcode	B-type
	imm[3	1:12]				rd		opcode	U-type
$\lfloor \text{imm}[20] \rfloor \qquad \text{imm}[1]$	0:1]	imm[11]	imr	n[19:12]		rd		opcode	J-type

RV32I instructions base formats.

Integer Computational Instructions Integer Register-Immediate Instructions

	31	2	0 19	15 14	12 11	76	0		
Γ	imm[11:0]		rs1	funct3	rd	opcode			
	1	12	5	3	5	7			
	I-immediate[11:0]		src	ADDI/SLTI[U	J] dest	OP-IMM			
	I-immediate[11:0]		src	ANDI/ORI/X	ANDI/ORI/XORI dest				
	addi, andi, ori, xori								
	31 25	5 24 20 1	9 15	14 12	11	7 6	0		
Γ	$\operatorname{imm}[11:5]$	imm[4:0]	rs1	funct3	\mathbf{rd}	opcode			
_	7	5	5	3	5	7			
	0000000	$\operatorname{shamt}[4:0]$	src	SLLI	dest	OP-IMM			
	0000000	$\operatorname{shamt}[4:0]$	src	SRLI	dest	OP-IMM			
	0100000	$\operatorname{shamt}[4:0]$	src	SRAI	dest	OP-IMM			
slli, srli, srai									

31 12	2 11	7 6 0
imm[31:12]	rd	opcode
20	5	7
U-immediate $[31:12]$	dest	LUI
U-immediate[31:12]	dest	AUIPC

Integer Computational Instructions Integer Register-Register Instructions

31	25	5 24 20	19 15	5 14 12	11 7	6 0
	funct7	rs2	rs1	funct3	rd	opcode
	7	5	5	3	5	7
	0000000	$\operatorname{src2}$	$\operatorname{src1}$	ADD/SLT/SLT	U dest	OP
	0000000	$\operatorname{src2}$	$\operatorname{src1}$	AND/OR/XOR	dest	OP
	0000000	$\operatorname{src2}$	src1	SLL/SRL	dest	OP
	0100000	$\operatorname{src2}$	$\operatorname{src1}$	SUB/SRA	dest	OP

add, and, or, xor, sll, srl, sub, sra

Control Transfer Instructions Jumps & Conditional Branches



beq, bne, blt, bge

Load and Store Instructions



lb, lh, lw, sb, sh, sw

RISC-V LC ISA Simulator

RISC-V LC ISA Simulator Basics 1 – Linux Terminal Tutorial

Linux Terminal:



The user interface of Linux terminal

RISC-V LC ISA Simulator Basics 1 – Linux Terminal Tutorial

A live demo to illustrate:

- ls: list files/directories.
- cd: change the working directory.
- rm: remove a file.
- mv: move a file/rename a file.
- cat: show file contents.
- file: check the file type.
- man: help menu for commands.
- For more information: https://ubuntu.com/tutorials/command-line-for-beginners.

RISC-V LC ISA Simulator Basics 2 – Git

A live demo to illustrate:

- git clone: clone the code repository.
- git checkout: checkout a git branch.
- For more information:
 - https://www.w3schools.com/git/
 - https://git-scm.com/docs/gittutorial

RISC-V LC ISA Simulator Basics 3 – Makefile

A live demo to illustrate:

- How to compile C codes into machine codes with GCC?
 - https://medium.com/@laura.derohan/ compiling-c-files-with-gcc-step-by-step-8e78318052 https://www.wikihow.com/ Compile-a-C-Program-Using-the-GNU-Compiler-(GCC)
- How to automate the compilation process with Makefile?
 - https://makefiletutorial.com/
 - https://www.tutorialspoint.com/makefile/index.htm

RISC-V LC ISA Simulator Get ISA Simulator Codes

Get the RISC-V LC ISA Simulator

In the terminal of your computer, use these commands:

- git clone https://github.com/MingjunLi99/ceng3420.git
- cd ceng3420
- git checkout lab2.2

Compile (Linux/MacOS environment is suggested)

make

Run the Simulator

• ./sim benchmarks/count10.bin # the simulator can execute successfully if you have implemented it.





RISC-V LC Assembler.



Simulation

RISC-V LC ISA Simulator.

How to launch the simulator?

Launch the simulator using the command



An overview of the simulator.

RISC-V LC ISA simulator options:

- go: execute the program till the end.
- run n: execute the program by n instructions, e.g., run 3
- mdump low high: dump the memory content, e.g., mdump 0x0 0x30
- rdump: dump the registers
- h: help menu
- quit: exit the simulator
- Note: You will see the dump file contents after quitting the simulator

Implementation examples (in sim.c):

- handle_addi
- handle_add
- handle_beq
- handle_lb

Lab 2-2 Assignment

Finish the RISCV LC simulator including 24 instructions in sim.c

- Integer Register-Immediate Instructions: slli, xori, srli, srai, ori, andi, lui
- Integer Register-Register Operations: sub, sll, xor, srl, sra, or, and
- Unconditional Jumps: jalr, jal
- Conditional Branches: bne, blt, bge
- Load and Store Instructions: lh, lw, sb, sh, sw

These unimplemented codes are commented with Lab2-2 assignment.

Lab 2-2 Assignment Verification

Benchmarks

Verify your codes with these benchmarks (inside the benchmarks directory)

- isa.bin
- count10.bin
- swap.bin
- add4.bin

Verification

- isa.bin \rightarrow a3 = -18/0xffffffee and MEMORY[0x84 + 16] = 0xffffffee
- count10.bin \rightarrow t2 = 55/0x0000037
- swap.bin → NUM1 (memory address: 0x00000034) changes from 0xabcd to 0x1234 and NUM2 (memory address: 0x00000038) changes from 0x1234 to 0xabcd
- add4.bin \rightarrow BL (memory address: 0x00000038) changes from -5 (0xffffffb) to -1 (0xffffffff)

Submission Method

We will open TWO submit windows on **Blackboard** (for lab2-1 and lab2-2). Submit two zip files to corresponding window:

- name-sid-lab2-1.zip (e.g. zhangsan-1234567890-lab2-1.zip)
- name-sid-lab2-2.zip (e.g. zhangsan-1234567890-lab2-2.zip)

In each zip file, please contain corresponding contents:

- The source codes of the corresponding lab (lab 2-1 or lab2-2).
- One report. (name format: name-sid-report-lab2-1.pdf or name-sid-report-lab2-2.pdf) The report summarizes your implementations and all screenshots of the corresponding lab results (lab 2-1 or lab2-2).

Deadline: 23:59, 18 Mar (Tue), 2025

Tips

Inside docs, there are three valuable documents for your reference!

- opcodes-rv32i: RV32I opcodes
- riscv-spec-20191213.pdf: RV32I specifications
- risc-v-asm-manual.pdf: RV32I assembly programming manual