# CENG 3420 Computer Organization & Design

# Lecture 09: Pipeline – Basis

Bei Yu CSE Department, CUHK byu@cse.cuhk.edu.hk

(Textbook: Chapters 4.5 & 4.6)

2025 Spring



#### 1 Motivations


- **2** Pipeline Basis
- **3** Structural Hazards
- **4** Background (Optional)



# Motivations



- Single cycle: the whole datapath is finished in one clock cycle
- It is simple and easy to understand
- Uses the clock cycle inefficiently the clock cycle must be timed to accommodate the slowest instr
- Problematic for more complex instructions like floating point multiply
- May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle





- Though simple, the single cycle approach is not used because it is very slow
- Clock cycle must have the same length for every instruction
- What is the longest path (slowest instruction)? Load instruction!
- It is too long for the store instruction so the last part of the cycle here is wasted.



#### **EX:** Instruction Critical Paths

Calculate cycle time assuming negligible delays (for muxes, control unit, sign extend, PC access, shift left 2, wires) except:

- Instruction fetch and update PC (IF), Read/write data from/to data memory (MEM) (4 ns)
- Execute R-type; calculate memory address (EXE) (2 ns)
- Register fetch and instruction decode (ID), Write the result data into the register file (WB) (1 ns)

Instr.	IF	ID	EXE	MEM	WB	Total
R/I-type lw sw beq						
jal jalr						



#### **EX:** Instruction Critical Paths

Calculate cycle time assuming negligible delays (for muxes, control unit, sign extend, PC access, shift left 2, wires) except:

- Instruction fetch and update PC (IF), Read/write data from/to data memory (MEM) (4 ns)
- Execute R-type; calculate memory address (EXE) (2 ns)
- Register fetch and instruction decode (ID), Write the result data into the register file (WB) (1 ns)

Instr.	IF	ID	EXE	MEM	WB	Total
R/I-type lw sw beq	4 4 4 4	1 1 1 1	2 2 2 2	4 4	1 1	8 12 11 7
jal jalr						




 $CPU \text{ time} = CPI \times CC \times IC$ 

- Start fetching and executing the next instruction before the current one has completed
  - Pipelining (all?) modern processors are pipelined for performance
  - Under ideal conditions and with a large number of instructions, the speedup from pipelining is approximately equal to the number of pipe stages
  - A five stage pipeline is nearly five times faster because the CC is "nearly" five times faster
- Fetch (and execute) more than one instruction at a time
  - Superscalar processing stay tuned



# **Pipeline Basis**






- IF: Instruction Fetch and Update PC
- ID: Registers Fetch and Instruction Decode
- EXE: Execute R-type; calculate memory address
- MEM: Read/write the data from/to the Data Memory
- WB: Write the result data into the register file

## A Pipelined RISC-V Processor




Start the next instruction before the current one has completed

- improves throughput total amount of work done in a given time
- instruction latency (execution time, delay time, response time time from the start of an instruction to its completion) is not reduced



- () clock cycle (pipeline stage time) is limited by the slowest stage
- 9 for some stages don't need the whole clock cycle (e.g., WB)
- 6 for some instructions, some stages are wasted cycles (i.e., nothing is done during that cycle for that instruction)






- To complete an entire instruction in the pipelined case takes 1000 ps (as compared to 800 ps for the single cycle case). Why ?
- How long does each take to complete 1,000,000 adds?

#### What makes it easy


- all instructions are the same length (32 bits)
  - can fetch in the 1st stage and decode in the 2nd stage
- few instruction formats (three) with symmetry across formats
  - can begin reading register file in 2nd stage
- memory operations occur only in loads and stores
  - can use the execute stage to calculate memory addresses
- each instruction writes at most one result (i.e., changes the machine state) and does it in the last few pipeline stages (MEM or WB)
- operands must be aligned in memory so a single data transfer takes only one data memory access



State registers between each pipeline stage to isolate them







Can help with answering questions like:


- How many cycles does it take to execute this code?
- What is the ALU doing during cycle 4?
- Is there a hazard, why does it occur, and how can it be fixed?

## Other Pipeline Structures Are Possible



What about the (slow) multiply operation?

- Make the clock twice as slow or ...
- let it take two cycles (since it doesn't use the MEM stage)



What if the data memory access is twice as slow as the instruction memory?

- make the clock twice as slow or ...
- let data memory access take two cycles (and keep the same clock rate)










PC update decode IF access Reg access


ALU op MEM access shift/rotate commit result (write back)

• XScale:



## Why Pipeline? For Performance!







# **Structural Hazards**



#### Yes! Pipeline Hazards

- structural hazards: a required resource is busy
- data hazards: attempt to use data before it is ready
- control hazards: deciding on control action depends on previous instruction

Can usually resolve hazards by waiting

- pipeline control must **detect** the hazard
- and take action to **resolve** hazards




- Conflict for use of a resource
- In RISC-V pipeline with a single memory
  - Load/store requires data access
  - Instruction fetch requires instruction access
- Hence, pipeline datapaths require separate instruction/data memories
  - Or separate instruction/data caches
- Since Register File

### Resolve Structural Hazard 1



Time (clock cycles)




□ Fix with separate instr and data memories (I\$ and D\$)

Fix with separate instr and data memories (I\$ and D\$)

### Resolve Structural Hazard 2








# **Background (Optional)**



## Clocking Methodologies

• Clocking methodology defines when signals can be read and when they can be written



e.g., 10 nsec clock cycle = 100 MHz clock rate 1 nsec clock cycle = 1 GHz clock rate

- State element design choices
  - level sensitive latch
  - master-slave and edge-triggered flipflops




- Output is equal to the stored value inside the element
- Change of state (value) is based on the clock
  - Latches: output changes whenever the inputs change and the clock is asserted (level sensitive methodology)
    - Two-sided timing constraint
  - Flip-flop: output changes only on a clock edge (edge-triggered methodology)
    - One-sided timing constraint


A clocking methodology defines when signals can be read and written – would NOT want to read a signal at the same time it was being written



#### Store one bit of information: cross-coupled invertor



How to change the value stored?




other Latch structures

R: reset signal S: set signal


S	R	Q	$\overline{Q}$
0	0	Qn	Qn
0	1	0	1
1	0	1	0
1	1	Х	Х



• Based on Gated Latch




• Master-slave positive-edge-triggered D flip-flop




## Review: Latch and Flip-Flop

- Latch is level-sensitive
- Flip-flop is edge triggered



## **Our Implementation**

- An edge-triggered methodology
- Typical execution
  - read contents of some state elements
  - send values through some combinational logic
  - write results to one or more state elements



- Assumes state elements are written on every clock cycle; if not, need explicit write control signal
  - write occurs only when both the write control is asserted and the clock edge occurs

