## CENG3420 Homework 2

Due: Mar. 8, 2023

## Solutions

All solutions should be submitted to the blackboard in the format of PDF/MS Word.
Q1 (25\%)

```
1: .global _start
    .text
    _start:
        li a1, 13
        jal ra, fibonacci
        j exit
    fibonacci(a1)
    fibonacci:
        addi sp, sp, -12
        sw s0, \(0(s p)\)
        sw s1, \(4(s p)\)
        sw ra, \(8(\mathrm{sp})\)
        slti t0, a1, 3
        bne t0, zero, return_1
        li s0, 0
        addi s1, a1, 0
        addi a1, s1, -1
        jal ra, fibonacci
        add s0, s0, a0
        addi a1, s1, -2
        jal ra, fibonacci
        add s0, s0, a0
        addi a0, s0, 0
        j exit_fib
    return_1:
        li a0, 1
    exit fib:
        lw s0, \(0(\mathrm{sp})\)
        lw s1, \(4(\mathrm{sp})\)
        lw ra, \(8(\mathrm{sp})\)
        addi sp, sp, 12
        jr ra
    exit:
        li a7, 1
        ecall
```

The assembly code above calculate the fibonacci number via recursion.

1. Write down the recursive equation that calculates fibonacci $\left(a_{1}\right)$. $(5 \%)$
2. Which register is used to store the result? (5\%)
3. What result will we get if we replace the 4th line with li a1, 2 ? What if li a1, 5? (5\%)
4. In this program, is registers so saved by the caller or callee? (5\%)
5. Which line(s) are operating the stack pointer? (5\%)

A1 These are suggested solutions.
1.

$$
\text { fibonacci }\left(a_{1}\right)=\left\{\begin{array}{l}
1, \text { if } a_{1}<=2,  \tag{1}\\
\text { fibonacci }\left(a_{1}-1\right)+\text { fibonacci }\left(a_{1}-2\right), \text { otherwise. }
\end{array}\right.
$$

2. a 0
3. 1 and 5
4. callee
5. 8th and 30th

Q2 Multiplication (25\%)

1. Consider the first version of multiplication hardware in Figure 1. We use 4-bit numbers for simplicity. The Multiplicand register, ALU, and Product register are all 8 bits wide, with only the Multiplier register containing 4 bits. Write down the value of each register for each of the steps for calculating $1111_{\mathrm{two}} \times 1101_{\mathrm{two}}$. (The value in the Multiplicand, Product and Multiplier registers. $1111_{\mathrm{two}}$ is multiplicand and $1101_{\text {two }}$ is multiplier.) ( $10 \%$ )


Figure 1: First version of multiplication hardware.
2. Consider the Add and Right Shift Multiplier Hardware in Figure2. The Multiplicand register and ALU have been reduced to 4 bits. Now the product is shifted right. The separate Multiplier register also disappeared. The multiplier is placed instead in the right half of the Product register, which has grown by one bit to 9 bits to hold the carry-out of the adder. Write down the value of each register for each of the steps for calculating $1111_{\mathrm{two}} \times 1101_{\mathrm{two}}$. (The value in the Product register. $1111_{\mathrm{two}}$ is multiplicand and $1101_{\text {two }}$ is multiplier.) $(15 \%)$

A2 These are suggested solutions.


Figure 2: Add and Right Shift Multiplier Hardware.
Table 1: Multiply using simple hardware.

| Iteration | Step | Multiplier | Multiplicand | Product |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Initial values | $110 \underline{1}$ | 00001111 | 00000000 |
|  | Prod = Prod + Mcand | 1101 | 00001111 | 00001111 |
|  | Shift left Multiplicand | 1101 | 00011110 | 00001111 |
|  | Shift right Multiplier | $011 \underline{0}$ | 00011110 | 00001111 |
| 2 | Prod = Prod + Mcand | 0110 | 00011110 | 00001111 |
|  | Shift left Multiplicand | 0110 | 00111100 | 00001111 |
|  | Shift right Multiplier | $001 \underline{1}$ | 00111100 | 00001111 |
| 3 | Prod = Prod + Mcand | 0011 | 00111100 | 01001011 |
|  | Shift left Multiplicand | 0011 | 01111000 | 01001011 |
|  | Shift right Multiplier | $000 \underline{1}$ | 01111000 | 01001011 |
| 4 | Prod = Prod + Mcand | 0001 | 01111000 | 11000011 |
|  | Shift left Multiplicand | 0001 | 11110000 | 11000011 |
|  | Shift right Multiplier | 0000 | 11110000 | 11000011 |

Table 2: Multiply using add and right shift hardware.

| Iteration | Step | Product |
| :---: | :---: | :---: |
| 0 | Initial values | $00000110 \underline{1}$ |
| 1 | Prod = Prod + Mcand <br> Shift right Product | 011111101 <br> $00111111 \underline{0}$ |
| 2 | Prod = Prod + Mcand <br> Shift right Product | 001111110 <br> $00011111 \underline{1}$ |
| 3 | Prod = Prod + Mcand <br> Shift right Product | 100101111 <br> $01001011 \underline{1}$ |
| 4 | Prod = Prod + Mcand <br> Shift right Product | 110000111 <br> 011000011 |

1. Table 1 shows the value of each register for each of the steps, with the final value of $11000011_{\text {two }}$ or $195_{\text {ten }}$.
2. Table 2 shows the value of 9 -bit Product register in each step, with the final value of $11000011_{\text {two }}$ or $195_{\text {ten }}$.

Q3 IEEE 754 Floating-Point Standard (20\%)

1. Show the IEEE 754 binary representation of the number $-0.625_{\text {ten }}$ in single precision. (Show your work.) (5\%)
2. What decimal number does this single precision float $3 \mathrm{ECO} 0000_{16}$ represent? (Show your work.) (5\%)
3. Please give the range of single precision numbers in IEEE 754. (the range that the normalized numbers can represent in decimal. Show your work.) (10\%)

A3 These are suggested solutions.

1. $-0.625=-5 / 8=(-1) \times(5) \times 2^{-3}=(-1) \times(101)_{\mathrm{two}} \times 2^{-3}=(-1) \times(1.01)_{\mathrm{two}} \times$ $2^{-1}$. Therefore, the binary representation of $-0.625_{\mathrm{ten}}$ is 10111111001000000000000000000000 or $\mathrm{BF} 200000_{16}$.
2. The sign bit is 0 , and the exponent field is $01111101_{\mathrm{two}}$, therefore, the actual exponent is $125-127=-2$. The fraction is 0.5 . The decimal number is $1 \times(1+0.5) \times 2^{-2}=$ 0.375 .
3. $1 \leq E \leq 254, N=(-1)^{S} \times(1 . M) \times 2^{E-127}$. For $S=0,2^{-126} \leq N \leq$ $(1.111 \ldots 111) \times 2^{127}=\left(2-2^{-23}\right) \times 2^{127}=2^{128}-2^{104}$. For $S=1$, the analysis is the same. Therefore, $N \in\left[2^{104}-2^{128},-2^{-126}\right] \cup\left[2^{-126}, 2^{128}-2^{104}\right]$.

Q4 (10\%)

1. What does PC stand for? How to get the address of the next instruction? (5\%)
2. Write down the three most critical steps in the datapath/control of a processor. (5\%)

A4 These are suggested solutions.

1. Program counter. $\mathrm{PC}+4$.
2. Fetch, decode, execute.

Q5 (20\%)

|  | 25 | 24 | 2019 |  | 1514 |  | 1211 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



These figures show the format and datapath of an R format instruction.

1. Assume we have an instruction whose machine code is 01000000001000001 101000110110011 , please write down the instruction in assembly language. (10\%)
2. Which ports in the datapath do we use to specify $r d, r s 1$, and $r s 2$ ? (5\%)
3. What are the functionalities of the following components in the datapath? (a) Add (b) Instruction Memory (c) ALU (5\%)

Note that the reference of RISC-V can be found on:

```
http://www.cse.cuhk.edu.hk/~byu/CENG3420/2023Spring/doc/RV32-reference-1.pdf
http://www.cse.cuhk.edu.hk/~ byu/CENG3420/2023Spring/doc/RV32-reference-2.pdf
```

A5 1. sra $x 3, x 1, x 2$
2. Write register, Read register 1, Read register 2
3. (a) PC + 4 (b) Fetch and decode (c) execute

