

# CENG 3420

# Computer Organization & Design



## HW2 Review

ZHAO Wenqian  
CSE Department, CUHK  
wqzhao@cse.cuhk.edu.hk

Spring 2022



① Q1

② Q2

③ Q3

④ Q4

⑤ Q5

⑥ Q6



1 Q1

2 Q2

3 Q3

4 Q4

5 Q5

6 Q6



- ① What is  $5ED4 - 07A4$  when these values represent unsigned 16-bit hexadecimal numbers? The result should be written in hexadecimal. Show your work.
- ② What is  $5ED4 - 07A4$  when these values represent signed 16-bit hexadecimal numbers stored in sign-magnitude format? The result should be written in hexadecimal. Show your work.



- ① 5730
- ② 5730, if you work with signed numbers, they are represented by the first (most significant) bit being one. That is to say that if you work with a number of bits that is a multiple of four, then a number is negative if the first hexadecimal digit is 8,9,A,B,C,D,E or F.



1 Q1

2 Q2

3 Q3

4 Q4



5 Q5

6 Q6



Read through the multiplication/division algorithm:

- 1 Write down the step by step procedure to calculate  $7 \times 3$  or  $0111 \times 0011$ . Use Multiplier0 to indicate the least significant bit of the multiplier.
- 2 Write down the step by step procedure to calculate  $7 \div 2$  or  $0111 \div 0010$ .



The left figure is the multiplication algorithm for reference. The right figure is the division algorithm.



## Steps for multiplication

Iteration	Step	Multiplier	Multiplier0	Multiplicand	Product
0	Initial values	001 <u>1</u>	1	0000 0111	0000 0000
1	1a: $1 \Rightarrow \text{Prod} = \text{Prod} + \text{Mcand}$	0011	1	0000 0111	0000 0111
	2: Shift left Multiplicand	0011	1	0000 1110	0000 0111
	3: Shift right Multiplier	000 <u>1</u>	1	0000 1110	0000 0111
2	1a: $1 \Rightarrow \text{Prod} = \text{Prod} + \text{Mcand}$	0001	1	0000 1110	0001 0101
	2: Shift left Multiplicand	0001	1	0001 1100	0001 0101
	3: Shift right Multiplier	000 <u>0</u>	0	0001 1100	0001 0101
3	1a: $1 \Rightarrow \text{Prod} = \text{Prod} + \text{Mcand}$	0000	0	0001 1100	0001 0101
	2: Shift left Multiplicand	0000	0	0011 1000	0001 0101
	3: Shift right Multiplier	000 <u>0</u>	0	0011 1000	0001 0101
4	1a: $1 \Rightarrow \text{Prod} = \text{Prod} + \text{Mcand}$	0000	0	0011 1000	0001 0101
	2: Shift left Multiplicand	0000	0	0111 0000	0001 0101
	3: Shift right Multiplier	0000	0	0111 0000	0001 0101



## Steps for division

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	①110 0111
	2b: Rem < 0 $\Rightarrow$ +Div, SLL Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	①111 0111
	2b: Rem < 0 $\Rightarrow$ +Div, SLL Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	①111 1111
	2b: Rem < 0 $\Rightarrow$ +Div, SLL Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	①000 0011
	2a: Rem $\geq$ 0 $\Rightarrow$ SLL Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	①000 0001
	2a: Rem $\geq$ 0 $\Rightarrow$ SLL Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001



1 Q1

2 Q2

3 Q3

4 Q4

5 Q5

6 Q6



IEEE 754-2008 contains a half precision that is only 16 bits wide. The leftmost bit is still the sign bit, the exponent is 5 bits wide and has a bias of 15, and the mantissa is 10 bits long. A hidden 1 is assumed. Write down the bit pattern to represent  $-1.5625 \times 10^{-1}$  assuming a version of this format, which uses an excess-16 format to store the exponent.



- ①  $-1.5625 \times 10^{-1} = -0.15625 \times 10^0$
- ②  $= -0.00101 \times 2^0$
- ③ move the binary point three to the right,  $= -1.01 \times 2^{-3}$
- ④ exponent  $= -3 = -3 + 15 = 12$ , fraction  $-0.0100000000$
- ⑤ answer: 1011000100000000



1 Q1

2 Q2

3 Q3

4 Q4

5 Q5

6 Q6



Calculate the sum of  $2.6125 \times 10^1$  and  $4.150390625 \times 10^{-1}$  by hand, assuming A and B are stored in the 16-bit half precision described in Q3. Assume 1 guard, 1 round bit, and 1 sticky bit, and round to the nearest even. Show all the steps. (To perform addition of 2 number, firstly shift mantissa right to make sure the exponent are matched)



mantissa format plus extra bits:

1.XXXXXXXXXX 0 0 0

^	^	^	^	^	
				-	sticky bit (s)
			-		round bit (r)
		-			guard bit (g)
	-				10 bit mantissa from a representation
-					hidden bit



Example:

mantissa from representation, 1100000100  
 must be shifted by 8 places (to align radix points)

		g	r	s
Before first shift:	1.1100000100	0	0	0
After 1 shift:	0.1110000010	0	0	0
After 2 shifts:	0.0111000001	0	0	0
After 3 shifts:	0.0011100000	1	0	0
After 4 shifts:	0.0001110000	0	1	0
After 5 shifts:	0.0000111000	0	0	1
After 6 shifts:	0.0000011100	0	0	1
After 7 shifts:	0.0000001110	0	0	1
After 8 shifts:	0.0000000111	0	0	1



- ①  $2.6125 \times 10^1 + 4.150390625 \times 10^{-1}$
- ②  $2.6125 \times 10^1 = 26.125 = 11010.001 = 1.1010001000 \times 2^4$
- ③  $4.150390625 \times 10^{-1} = 0.4150390625 = 0.011010100111 = 1.1010100111 \times 2^{-2}$
- ④ Shift binary point six to the left to align exponents,

```

                                GR
1.1010001000 00
1.0000011010 10 0111 (Guard 5 1, Round 5 0,
Sticky 5 1)
-----
1.1010100010 10
    
```

⑤

- ⑥ In this case the extra bit (G,R,S) is more than half of the least significant bit (0).
- ⑦ Thus, the value is rounded up.
- ⑧  $1.1010100011 \times 2^4 = 11010.100011 \times 2^0 = 26.546875 = 2.6546875 \times 10^1$



1 Q1

2 Q2

3 Q3

4 Q4

5 Q5

6 Q6



```
a = b + e;  
c = b + f;
```

Here is the generated RISC-V code for this segment, assuming all variables are in memory and are addressable as offsets from x31:

```
ld x1, 0(x31) // Load b  
ld x2, 8(x31) // Load e  
add x3,x1,x2 // b + e  
sd x3, 24(x31) // Store a  
ld x4, 16(x31) // Load f  
add x5,x1,x4 // b + f  
sd x5, 32(x31) // Store c
```

Find the hazards in the preceding code segment and reorder the instructions to avoid any pipeline stalls.



Both add instructions have a hazard because of their respective dependence on the previous ld instruction. Notice that forwarding eliminates several other potential hazards, including the dependence of the first add on the first ld and any hazards for store instructions. Moving up the third ld instruction to become the third instruction eliminates both hazards:

- ① ld x1, 0(x31) // Load b
- ② ld x2, 8(x31) // Load e
- ③ ld x4, 16(x31) // Load f
- ④ add x3,x1,x2 // b + e
- ⑤ sd x3, 24(x31) // Store a
- ⑥ add x5,x1,x4 // b + f
- ⑦ sd x5, 32(x31) // Store c



1 Q1

2 Q2

3 Q3

4 Q4

5 Q5

6 Q6




Consider the following instruction:

Instruction: `and rd, rs1, rs2`

Interpretation: `Reg[rd] = Reg[rs1] AND Reg[rs2]`

- 1 What are the values of control signals generated by the control in figure 2 for this instruction?
- 2 Which resources (blocks) produce no output for this instruction? Which resources produce output that is not used?



The datapath for the memory instructions and the R-type instructions.



- 1 Mathematically, the MemRead control wire is a “don't care”: the instruction will run correctly regardless of the chosen value. Practically, however, MemRead should be set to false to prevent causing a segment fault or cache miss.

RegWrite	ALUSrc	ALUoperation	MemWrite	MemRead	MemToReg
true	0	"and"	false	false	0

- 2 Data memory; MemToReg mux.