

## 香港中文大學 The Chinese University of Hong Kong

# CENG 3420 Lecture 06: Datapath


Bei Yu

byu@cse.cuhk.edu.hk



### **The Processor: Datapath & Control**

- We're ready to look at an implementation of the MIPS
- Simplified to contain only:
  - memory-reference instructions: lw, sw
  - arithmetic-logical instructions: add, addu, sub, subu,
    and, or, xor, nor, slt, sltu
  - arithmetic-logical immediate instructions: addi, addiu,
    andi, ori, xori, slti, sltiu
  - control flow instructions: beq, j
- Generic implementation:
  - use the program counter (PC) to supply the instruction address and fetch the instruction from memory (and update the PC)




- decode the instruction (and read registers)
- execute the instruction

CENG3420 L06.2 Spring 2018

#### **Abstract Implementation View**

- Two types of functional units:
  - elements that operate on data values (combinational)
  - elements that contain state (sequential)



- Single cycle operation
- Split memory (Harvard) model one memory for instructions and one for data


CENG3420 L06.3 Spring 2018


#### **Fetching Instructions**

- Fetching instructions involves
  - reading the instruction from the Instruction Memory

updating the PC value to be the address of the next

(sequential) instruction






- PC is updated every clock cycle, so it does not need an explicit write control signal
- Instruction Memory is read every clock cycle, so it doesn't need an explicit read control signal

CENG3420 L06.4 Spring 2018

#### **Decoding Instructions**

- Decoding instructions involves
  - sending the fetched instruction's opcode and function field bits to the control unit



- reading two values from the Register File
  - Register File addresses are contained in the instruction

CENG3420 L06.5 Spring 2018

#### Reading Registers "Just in Case"

- Note that both RegFile read ports are active for all instructions during the Decode cycle using the rs and rt instruction field addresses
  - Since haven't decoded the instruction yet, don't know what the instruction is!
  - Just in case the instruction uses values from the RegFile do "work ahead" by reading the two source operands

Which instructions do make use of the RegFile values?

CENG3420 L06.6 Spring 2018


#### EX:

All instructions (except j) use the ALU after reading the registers. Please analyze memoryreference, arithmetic, and control flow instructions.


CENG3420 L06.7 Spring 2018

#### **Executing R Format Operations**

□ R format operations (add, sub, slt, and, or)



- perform operation (op and funct) on values in rs and rt
- store the result back into the Register File (into location rd)




 Note that Register File is not written every cycle (e.g. sw), so we need an explicit write control signal for the Register File

CENG3420 L06.8 Spring 2018

#### Consider the slt Instruction

Remember the R format instruction slt


 Where does the 1 (or 0) come from to store into \$t0 in the Register File at the end of the execute cycle?



CENG3420 L06.9 Spring 2018

### **Executing Load and Store Operations**


Load and store operations have to



- compute a memory address by adding the base register (in rs) to the 16-bit signed offset field in the instruction
  - base register was read from the Register File during decode
  - offset value in the low order 16 bits of the instruction must be sign extended to create a 32-bit signed value
- store value, read from the Register File during decode, must be written to the Data Memory
- load value, read from the Data Memory, must be stored in the Register File

CENG3420 L06.10 Spring 2018


### **Executing Load and Store Operations, con't**



CENG3420 L06.11 Spring 2018

#### **Executing Branch Operations**


Branch operations have to



- compare the operands read from the Register File during decode (rs and rt values) for equality (zero ALU output)
- compute the branch target address by adding the updated PC to the sign extended16-bit signed offset field in the instruction
  - "base register" is the updated PC
  - offset value in the low order 16 bits of the instruction must be sign extended to create a 32-bit signed value and then shifted left 2 bits to turn it into a word address

CENG3420 L06.12 Spring 2018

## **Executing Branch Operations, con't**




CENG3420 L06.13 Spring 2018

#### **Executing Jump Operations**

Jump operations have to



 replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits



CENG3420 L06.14 Spring 2018


### **Creating a Single Datapath from the Parts**

- Assemble the datapath elements, add control lines as needed, and design the control path
- □ Fetch, decode and execute each instruction in one clock cycle single cycle design
  - no datapath resource can be used more than once per instruction, so some must be duplicated (e.g., why we have a separate Instruction Memory and Data Memory)
  - to share datapath elements between two different instruction classes will need multiplexors at the input of the shared elements with control lines to do the selection

Cycle time is determined by length of the longest path


CENG3420 L06.15 Spring 2018

## Fetch, R, and Memory Access Portions




CENG3420 L06.16 Spring 2018

### **Multiplexor Insertion**




CENG3420 L06.17 Spring 2018

#### **Clock Distribution**



CENG3420 L06.18 Spring 2018

### **Adding the Branch Portion**



CENG3420 L06.19 Spring 2018

#### **Our Simple Control Structure**

- We wait for everything to settle down
  - ALU might not produce "right answer" right away
  - Memory and RegFile reads are combinational (as are ALU, adders, muxes, shifter, signextender)
  - Use write signals along with the clock edge to determine when to write to the sequential elements (to the PC, to the Register File and to the Data Memory)
- The clock cycle time is determined by the logic delay through the longest path

We are ignoring some details like register setup and hold times

CENG3420 L06.20 Spring 2018

### **Summary: Adding the Control**

- Selecting the operations to perform (ALU, Register File and Memory read/write)
- Controlling the flow of data (multiplexor inputs)
- Information comes from the 32 bits of the instruction
- Observations R-type: op rs rt rd shamt funct

25

20

15


address offset

- op field always in bits 31-26
- addr of two I-Type: op registers to be read are always specified by the rs and rt fields (bits 25-21 and 20-16)
- base register for lw and sw always in rs (bits 25-21)
- addr. of register to be written is in one of two places in rt (bits 20-16) for lw; in rd (bits 15-11) for R-type instructions

offset for beq, lw, and sw always in bits 15-0

CENG3420 L06.21 Spring 2018

### (Almost) Complete Single Cycle Datapath



CENG3420 L06.22 Spring 2018

### **ALU Control**

ALU's operation based on instruction type and function code

ALU control input	Function
0000	and
0001	or
0010	xor
0011	nor
0110	add
1110	subtract
1111	set on less than

Notice that we are using different encodings than in the book

CENG3420 L06.23 Spring 2018

### **EX**: ALU Control, Con't

- Controlling the ALU uses of multiple decoding levels
  - main control unit generates the ALUOp bits
  - ALU control unit generates ALUcontrol bits

Instr op	funct	ALUOp	action	ALUcontrol
lw	XXXXXX	00		
sw	XXXXXX	00		
beq	xxxxxx	01		
add	100000	10	add	0110
subt	100010	10	subtract	1110
and	100100	10	and	0000
or	100101	10	or	0001
xor	100110	10	xor	0010
nor	100111	10	nor	0011
slt	101010	10	slt	1111

CENG3420 L06.24 Spring 2018

### **ALU Control Truth Table**

Our ALU m control input

F5	F4	F3	F2	F1	F0	ALU Op <sub>1</sub>	ALU Op <sub>0</sub>	ALU control <sub>3</sub>	ALU control <sub>2</sub>	ALU control <sub>1</sub>	ALU control <sub>0</sub>
X	X	X	X	X	Х	0	0	0	1/	1	0
X	X	X	X	X	X	0	1	1	1	1	0
X	X	0	0	0	0	1	0	0	/1	1	0
X	X	0	0	1	0	1	0	1	1	1	0
X	X	0	7	0	0	1	0	0	0	0	0
X	X	0	1	0	1	1	0	0	0	0	1 /
X	X	0	1	1	0	1	0	0	0	1	0 /
X	X	0	1	1	1	1	0	0	Q	1	1/
X	X	1	0	1	0	1	0	1/	1	1	/1

Add/subt


Mux control

□ Four, 6-input truth tables

CENG3420 L06.25 Spring 2018


### **ALU Control Logic**

From the truth table can design the ALU Control logic




CENG3420 L06.26 Spring 2018

## (Almost) Complete Datapath with Control Unit




CENG3420 L06.27 Spring 2018

### R-type Instruction Data/Control Flow




CENG3420 L06.28 Spring 2018

### **Store Word Instruction Data/Control Flow**




CENG3420 L06.29 Spring 2018

### **Load Word Instruction Data/Control Flow**



CENG3420 L06.30 Spring 2018

### **Branch Instruction Data/Control Flow**



CENG3420 L06.31 Spring 2018


## **Main Control Unit**

Instr	RegDst	ALUSrc	MemReg	RegWr	MemRd	MemWr	Branch	ALUOp
<b>R-type</b> 000000	1	0	0	1	0	0	0	10
<b>lw</b> 100011	0	1	1	1	1	0	0	00
<b>SW</b> 101011	X	1	X	0	0	1	0	00
<b>beq</b> 000100	X	0	X	0	0	0	1	01

CENG3420 L06.32 Spring 2018

### **Control Unit Logic**


From the truth table can design the Main Control logic




CENG3420 L06.33 Spring 2018

### **Review: Handling Jump Operations**


- Jump operation have to
  - replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits





CENG3420 L06.34 Spring 2018

**Adding the Jump Operation** 



## **EX: Main Control Unit of j**

Instr	RegDst	ALUSrc	MemReg	RegWr	MemRd	MemWr	Branch	ALUOp	Jump
<b>R-type</b> 000000	1	0	0	1	0	0	0	10	0
<b>lw</b> 100011	0	1	1	1	1	0	0	00	0
<b>sw</b> 101011	X	1	X	0	0	1	0	00	0
<b>beq</b> 000100	X	0	X	0	0	0	1	01	0
<b>j</b> 000010									1

CENG3420 L06.36 Spring 2018

### Single Cycle Implementation Cycle Time

- Unfortunately, though simple, the single cycle approach is not used because it is very slow
- Clock cycle must have the same length for every instruction

What is the longest path (slowest instruction)?

CENG3420 L06.37 Spring 2018

#### **EX: Instruction Critical Paths**


- □ Calculate cycle time assuming negligible delays (for muxes, control unit, sign extend, PC access, shift left 2, wires) except:
  - Instruction and Data Memory (4 ns)
  - ALU and adders (2 ns)
  - Register File access (reads or writes) (1 ns)

Instr.	I Mem	Reg Rd	ALU Op	D Mem	Reg Wr	Total
R- type	4	1	2		1	8
load						
store						
beq						
jump						

CENG3420 L06.38 Spring 2018

### Single Cycle Disadvantages & Advantages

- Uses the clock cycle inefficiently the clock cycle must be timed to accommodate the slowest instr
  - especially problematic for more complex instructions like floating point multiply



May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle

#### but

It is simple and easy to understand

CENG3420 L06.39 Spring 2018