

香港中文大學


The Chinese University of Hong Kong

### CENG 3420 Lecture 02: Digital Logic Review


### Bei Yu

byu@cse.cuhk.edu.hk

#### **Review: Major Components of a Computer**



#### **Review: The Instruction Set Architecture (ISA)**




# The interface description separating the software and hardware

#### **Analog Signal**

- Vary in a smooth way over time
- Analog data are continuous valued
  - Example: audio, video

#### **Digital Signal**

- Maintains a constant level then changes to another constant level (generally operate in one of the two states)
- Digital data are discrete valued



#### **Number Systems**

- An ordered set of symbols, called digits, with relations defined for addition, subtraction, multiplication, and division
- Radix or base of the number system is the total number of digits allowed in the number system
- Commonly used numeral systems

System Name	Decimal	Binary	Octal	Hexadecimal
Radix	10	2	8	16
First seventeen	0	0	0	0
positive integers	1	1	1	1
	2	10	2	2
	3	11	3	3
	4	100	4	4
	5	101	5	5
	6	110	6	6
	7	111	7	7
	8	1000	10	8
	9	1001	11	9
	10	1010	12	А
	11	1011	13	В
	12	1100	14	С
	13	1101	15	D
	14	1110	16	E
	15	1111	17	F
	16	10000	20	10

#### **Conversion from Decimal Integer**

- Step 1: Divide the decimal number by the radix (number base)
- Step 2: Save the remainder (first remainder is the least significant digit)
- Repeat steps 1 and 2 until the quotient is zero
- Result is in reverse order of remainders

#### EX: L02-1

#### **EX1:** Convert $36_8$ to binary value

□ EX2: Convert 36<sub>10</sub> to binary value


#### **Unsigned Binary Representation**

Hex	Binary	Decimal
0x0000000	00000	0
0x0000001	00001	1
0x0000002	00010	2
0x0000003	00011	3
0x0000004	00100	4
0x0000005	00101	5
0x0000006	00110	6
0x0000007	00111	7
0x0000008	01000	8
0x0000009	01001	9
0xFFFFFFFC	11100	2 <sup>32</sup> - 4
0xFFFFFFD	11101	2 <sup>32</sup> - 3
0xFFFFFFE	11110	2 <sup>32</sup> - 2
0xFFFFFFFF	11111	2 <sup>32</sup> - 1

	2 <sup>31</sup>	2 <sup>30</sup>	2 <sup>29</sup>		2 <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	<b>2</b> <sup>0</sup>	bit	weigh	t
	31	30	29		3	2	1	0	bit I	oositio	n
	1	1	1		1	1	1	1	bit	:	
				$\Box$							
1	0	0	0		0	0	0	0	-	1	

2<sup>32</sup> - 1

#### **Signed Binary Representation**



Spring 2018




For an n-bit signed binary numeral system, what's the largest positive number and the smallest negative number?


#### **Digital Signal Representation**

#### Active HIGH

- High voltage means On
- Active LOW
  - Low voltage means On



#### **Logic Gates**



□ What is the schematic view of an AND gate?



#### Please draw NOR gate schematic view

#### **Truth Table**

- A means for describing how a logic circuit's output depends on the logic levels present at the circuit's inputs
- The number of input combinations will equal 2<sup>N</sup> for an N-input truth table

			Inp	Output	
		1	А	В	Y
Α —	Logic		0	0	0
B Logic Circuit	— Y	0	1	0	
		1	0	0	
			1	1	1



#### Determine the true table of a three-input AND gate

### **Digital Circuits**


- Digital circuits generally contain two parts:
  - Combinational logic
  - Sequential logic
- Combinational circuits consist of logic gates with inputs and outputs
  - The outputs at any instance of time depend only on the combination of the input values based on logic operations such as AND, OR etc.
- Sequential circuits, in addition to inputs and outputs also have storage elements, therefore the output depends on both the current inputs as well as the stored values



$$Z = F(X)$$

In combinational circuits, the output at any time is a direct function of the applied external inputs

#### **Design Procedure of Combinational Circuits**






#### Implement AB+CD using NAND gates only


#### **Propagation Delay**

- The delay when the signal arrives at the input of a circuit, and when the output of the circuit changes, is called the propagation delay
- A circuit is considered to be fast, if its propagation delay is small (ideally as close to 0 as possible)




### **Timing Diagram**

- The inputs to a circuit can be changed over time.
- The timing diagram shows the values of the input signals to a circuit with the passage of time, in the form of a waveform
- It also shows a waveform for the output



#### **Power Consumption**



#### **Dynamic Power**

 $\approx C_L V_{DD}^2/2$ 

#### Fanin

□ Fanin of a gate is the number of inputs to the gate


□ For a 3-input OR gate, the fanin = 3

There is a limitation on the fanin for any gate

In CMOS IC technology, higher fanin implies slower gates (higher propagation delays)


#### Fanout

- Fanout is the number of gates that can be driven by a driver gate
- □ The driven gate is called the load gate
- There is a limit to the number of load gates that can be driven by a driver gate



#### **Buffers**


- Buffers have a single input and a single output, where output = input
- Buffers help increase the driving capability of a circuit by increasing the fanout
- Drive strength: how much load a gate can drive
- Greater drive strength, fanout gates (dis)charged quickly





#### How to increase drive strength?

#### Reduce resistance -> Increase output current


- Increase transistor size with gate
- Parallel a number of transistors












Information is represented by binary codes

- Decoding the conversion of an n-bit input code to an m-bit output code with n <= m <= 2<sup>n</sup> such that each valid code word produces a unique output code
- Circuits that perform decoding are called decoders
- □ A decoder is a minterm generator

#### **Decoder (Use Cases)**

□ Decode a 3-bit op-codes: □ Home automation:



#### Add b

#### Store c

- · ·
- 1.1


#### **Decoder-Based Circuits**

X	Υ	Ζ	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


 $S = \sum (1,2,4,7)$ 

 $C = \sum (3,5,6,7)$ 

3 inputs and 8 possible minterms3-to-8 decoder can be used for implementing this circuit








- Encoding the opposite of decoding the conversion of an m-bit input code to an n-bit output code such that each valid code word produces a unique output code
- Circuits that perform encoding are called encoders
- An encoder has 2<sup>n</sup> (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears.

#### **Multiplexers**


- □ Directs one of 2<sup>n</sup> input to the output
- Input to output direction is done based on a set of n select bits



#### **MUX-based Design (n-1 Select lines)**

А	В	С	F	
0	0	0	0	
0	0	1	1	$\mathbf{F} = \mathbf{C}$
0	1	0	1	
0	1	1	0	F = C'
1	0	0	0	
1	0	1	0	$\mathbf{F} = 0$
1	1	0	1	
1	1	1	1	$\mathbf{F} = 1$

F(A,B,C)=∑(1,2,6,7)




#### **Combinational vs Sequential**



- □ A combinational circuit:
- At any time, outputs depend only on inputs
  - Changing inputs changes outputs
- History is ignored !

#### **Combinational vs Sequential**



- □ A sequential circuit:
- outputs depend on inputs and previous inputs
  - Previous inputs are stored as binary information into memory
  - The stored information at any time defines a state
- next state depends on inputs and present state

#### **Examples of sequential systems**







**Traffic light** 

ATM

#### Vending machine


### **Types of Sequential Circuits**

#### □ Two types of sequential circuits:


- Synchronous: The behavior of the circuit depends on the input signal values at discrete intervals of time (also called clocked)
- Asynchronous: The behavior of the circuit depends on the order of change of the input signals at any instance of time (continuous)

#### **Design A Latch**

Store one bit of information: cross-coupled invertor




□ How to change the value stored?





#### EX: L02-6


#### □ What's the Q value based on different R, S inputs?




S=R=1:
S=0,R=1:
S=1,R=0:
S=R=0:

#### **Design A Flip-Flop**

Based on Gated Latch




Master-slave positive-edge-triggered D flip-flop



#### Latch and Flip-Flop

Latch is level-sensitive
 Flip-flop is edge triggered



#### **Timing Diagrams (optional)**

## Contamination and Propagation Delays

			A t <sub>pd</sub>
t <sub>pd</sub>	Logic Prop. Delay	A → Logic → Y	Y t <sub>od</sub>
$t_{cd}$	Logic Cont. Delay		
t <sub>pcq</sub>	Latch/Flop Clk-Q Prop Delay	clk	clk t <sub>setup</sub> t <sub>hold</sub>
t <sub>ccq</sub>	Latch/Flop Clk-Q Cont. Delay		
t <sub>pdq</sub>	Latch D-Q Prop Delay		
t <sub>pcq</sub>	Latch D-Q Cont. Delay	clk	clk t <sub>setup</sub> t <sub>hold</sub>
t <sub>setup</sub>	Latch/Flop Setup Time	Q □ d	
t <sub>hold</sub>	Latch/Flop Hold Time		




0 1		n-1
-----	--	-----

- □ A register is a group of flip-flops.
- An n-bit register is made of n flip-flips and can store n bits
- A register may have additional combinational gates to perform certain operations


### **4-Bit Register**

- A simple 4-bit register can be made with 4 D-FF
- Common Clock
  - At each positive-edge, 4 bits are loaded in parallel
  - Previous data is overwritten
- Common Clear
  - Asynchronous clear
  - When Clear = 0, all FFs are cleared; i.e. 0 is stored.



#### **4-bit Shift Register**

Serial-in and Serial-out (SISO)



A simple 4-bit shift register can be made with 4 D-FF

- Common Clock
  - At each positive-edge, 1 bit is shifted in
  - Rightmost bit is discarded
- Which direction this register is shifting?

#### **Universal Shift Register (cont.)**

