# CENG 3420 Computer Organization and Design

## **Lecture 03: Instruction Set Architecture**

Bei Yu



香港中文大學 The Chinese University of Hong Kong

CENG3420 L03 ISA.1 Spring 2016


# **Review: Processor Organization**

- Control needs to have circuitry to
  - Decide which is the next instruction and input it from memory
  - Decode the instruction
  - Issue signals that control the way information flows between datapath components
  - Control what operations the datapath's functional units perform

# Datapath needs to have circuitry to

- Execute instructions functional units (e.g., adder) and storage locations (e.g., register file)
- Interconnect the functional units so that the instructions can be executed as required
- Load data from and store data to memory

CENG3420 L03 ISA.2 Spring 2016



# Two Key Principles of Machine Design

 Instructions are represented as numbers and, as such, are indistinguishable from data

Programs are stored in alterable memory (that can be read or written to)
 Memory just like data

- Stored-program concept
  - Programs can be shipped as files of binary numbers – binary compatibility
  - Computers can inherit ready-made software provided they are compatible with an existing ISA – leads industry to align around a small number of ISAs

Accounting prg (machine code) C compiler (machine code) Payroll data Source code in C for Acct prg

CENG3420 L03 ISA.3 Spring 2016

# **Assembly Language Instructions**

- The language of the machine
  - Want an ISA that makes it easy to build the hardware and the compiler while maximizing performance and minimizing cost
- Our target: the MIPS ISA
  - similar to other ISAs developed since the 1980's
  - used by Broadcom, Cisco, NEC, Nintendo, Sony, ...

Design goals: maximize performance, minimize cost, reduce design time (time-to-market), minimize memory space (embedded systems), minimize power consumption (mobile systems)

CENG3420 L03 ISA.4 Spring 2016

# **RISC - Reduced Instruction Set Computer**

- RISC philosophy
  - fixed instruction lengths
  - load-store instruction sets
  - limited number of addressing modes
  - limited number of operations
- MIPS, Sun SPARC, HP PA-RISC, IBM PowerPC ...
- Instruction sets are measured by how well compilers use them as opposed to how well assembly language programmers use them

□ CISC (C for complex), e.g., Intel x86

CENG3420 L03 ISA.5 Spring 2016

# MIPS (RISC) Design Principles

## Simplicity favors regularity

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

#### Smaller is faster

- limited instruction set
- limited number of registers in register file
- limited number of addressing modes

#### ■ Make the common case fast

- arithmetic operands from the register file (load-store machine)
- allow instructions to contain immediate operands

## □ Good design demands good compromises

three instruction formats

CENG3420 L03 ISA.6 Spring 2016

## **MIPS Instruction Classes Distribution**

□ Frequency of MIPS instruction classes for SPEC2006

| Instruction   | Frequency |         |  |  |
|---------------|-----------|---------|--|--|
| Class         | Integer   | Ft. Pt. |  |  |
| Arithmetic    | 16%       | 48%     |  |  |
| Data transfer | 35%       | 36%     |  |  |
| Logical       | 12%       | 4%      |  |  |
| Cond. Branch  | 34%       | 8%      |  |  |
| Jump          | 2%        | 0%      |  |  |

CENG3420 L03 ISA.7 Spring 2016

## MIPS-32 ISA

- Instruction Categories
  - Computational
  - Load/Store
  - Jump and Branch
  - Floating Point
    - coprocessor
  - Memory Management
  - Special

Registers

R0 - R31

PC

HI

LO

3 Instruction Formats: all 32 bits wide

| ор                 | rs | rt | rd | sa | funct | <b>R</b> format |
|--------------------|----|----|----|----|-------|-----------------|
| op rs rt immediate |    |    |    |    |       |                 |
| op jump target     |    |    |    |    |       |                 |

CENG3420 L03 ISA.8 Spring 2016

## **MIPS Arithmetic Instructions**

MIPS assembly language arithmetic statement

- Each arithmetic instruction performs one operation
- Each specifies exactly three operands that are all contained in the datapath's register file (\$t0,\$s1,\$s2)

destination = source1 op source2


Instruction Format (R format)

|   |    | 1  |   | ı |      |
|---|----|----|---|---|------|
| 0 | 17 | 18 | 8 | 0 | 0x22 |

CENG3420 L03 ISA.9 Spring 2016

## **MIPS Arithmetic Instructions**


MIPS assembly language arithmetic statement



- Each arithmetic instruction performs one operation
- □ Each specifies exactly three operands that are all contained in the datapath's register file (\$t0,\$s1,\$s2)

destination = source1 (op) source2

Instruction Format (R format)



CENG3420 L03 ISA.10 Spring 2016

## **MIPS Instruction Fields**

MIPS fields are given names to make them easier to refer to


| 6  | 5  | 5  | 5  | 5     | 6     |
|----|----|----|----|-------|-------|
| ор | rs | rt | rd | shamt | funct |

```
6-bits
                 opcode that specifies the operation
op
        5-bits
                 register file address of the first source operand
rs
                 register file address of the second source operand
        5-bits
rt
        5-bits
                 register file address of the result's destination
rd
shamt 5-bits
                 shift amount (for shift instructions)
funct
        6-bits
                 function code augmenting the opcode
```

CENG3420 L03 ISA.11 Spring 2016

# **MIPS Register File**

- Holds thirty-two 32-bit registers
  - Two read ports and
  - One write port
  - Registers are
    - Faster than main memory
      - But register files with more locations are slower (e.g., a 64 word file could be as much as 50% slower than a 32 word file)
      - Read/write port increase impacts speed quadratically
    - Easier for a compiler to use
      - e.g., (A\*B) (C\*D) (E\*F) can do multiplies in any order vs. stack
    - Can hold variables so that
      - code density improves (since register are named with fewer bits than a memory location)



CENG3420 L03 ISA.12 Spring 2016

# **Aside: MIPS Register Convention**

| Name        | Register<br>Number | Usage                  | Preserve on call? |
|-------------|--------------------|------------------------|-------------------|
| \$zero      | 0                  | constant 0 (hardware)  | n.a.              |
| \$at        | 1                  | reserved for assembler | n.a.              |
| \$v0 - \$v1 | 2-3                | returned values        | no                |
| \$a0 - \$a3 | 4-7                | arguments              | yes               |
| \$t0 - \$t7 | 8-15               | temporaries            | no                |
| \$s0 - \$s7 | 16-23              | saved values           | yes               |
| \$t8 - \$t9 | 24-25              | temporaries            | no                |
| \$gp        | 28                 | global pointer         | yes               |
| \$sp        | 29                 | stack pointer          | yes               |
| \$fp        | 30                 | frame pointer          | yes               |
| \$ra        | 31                 | return addr (hardware) | yes               |

CENG3420 L03 ISA.13 Spring 2016

# **MIPS Memory Access Instructions**

MIPS has two basic data transfer instructions for accessing memory


```
lw $t0, 4($s3) #load word from memory
sw $t0, 8($s3) #store word to memory
```

- □ The data is loaded into (lw) or stored from (sw) a register in the register file a 5 bit address
- □ The memory address a 32 bit address is formed by adding the contents of the base address register to the offset value
  - A 16-bit field meaning access is limited to memory locations within a region of ±2<sup>13</sup> or 8,192 words (±2<sup>15</sup> or 32,768 bytes) of the address in the base register


CENG3420 L03 ISA.14 Spring 2016

# **Machine Language - Load Instruction**

Load/Store Instruction Format (I format):




0x120040ac



# **Byte Addresses**

- Since 8-bit bytes are so useful, most architectures address individual bytes in memory
  - Alignment restriction the memory address of a word must be on natural word boundaries (a multiple of 4 in MIPS-32)
- □ Big Endian: leftmost byte is word address
  IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA
- Little Endian: rightmost byte is word address
  Intel 80x86, DEC Vax, DEC Alpha (Windows NT)



CENG3420 L03 ISA.16 Spring 2016

# **Aside: Loading and Storing Bytes**

MIPS provides special instructions to move bytes

1b 
$$$t0$$
, 1(\$s3) #load byte from memory sb  $$t0$ , 6(\$s3) #store byte to memory

| 0x28 19 | 8 | 16 bit offset |
|---------|---|---------------|
|---------|---|---------------|

- What 8 bits get loaded and stored?
  - load byte places the byte from memory in the rightmost 8 bits of the destination register
    - what happens to the other bits in the register?
  - store byte takes the byte from the rightmost 8 bits of a register and writes it to a byte in memory

- what happens to the other bits in the memory word?

CENG3420 L03 ISA.17 Spring 2016

#### **EX-1**:

Given following code sequence and memory state what is the state of the memory after executing the code?

```
add $s3, $zero, $zero

lb $t0, 1($s3)

sb $t0, 6($s3)

• What value is left in $t0?
```

| Memory             |    |                                  |
|--------------------|----|----------------------------------|
| 0x 0 0 0 0 0 0 0   | 24 |                                  |
| 0x 0 0 0 0 0 0 0   | 20 | □ What word is changed in Memory |
| 0x 0 0 0 0 0 0 0   | 16 | and to what?                     |
| 0x 1 0 0 0 0 0 1 0 | 12 |                                  |
| 0x 0 1 0 0 0 4 0 2 | 8  | What if the machine was little   |
| 0x F F F F F F F   | 4  | Endian?                          |
| 0x009012A0         | 0  |                                  |

**CENG3420 L03 ISA.18** 

Data

Word

Address (Decimal)

Spring 2016

## **MIPS Immediate Instructions**

- Small constants are used often in typical code
- Possible approaches?
  - put "typical constants" in memory and load them
  - create hard-wired registers (like \$zero) for constants like 1
  - have special instructions that contain constants!

addi \$sp, \$sp, 4 
$$#$sp = $sp + 4$$
  
slti \$t0, \$s2, 15  $#$t0 = 1 if $s2<15$ 

Machine format (I format):

| 0> | κ0A | 18 | 8 | 0x0F |
|----|-----|----|---|------|
|----|-----|----|---|------|

- The constant is kept inside the instruction itself!
  - Immediate format limits values to the range +2<sup>15</sup>—1 to -2<sup>15</sup>

CENG3420 L03 ISA.19 Spring 2016

# **Aside: How About Larger Constants?**

- We'd also like to be able to load a 32 bit constant into a register, for this we must use two instructions
- a new "load upper immediate" instruction

lui \$t0, 1010101010101010

| <u> 16   0   8   1010101010101010</u> | 16 0 | 8 | 10101010101010102 |
|---------------------------------------|------|---|-------------------|
|---------------------------------------|------|---|-------------------|

□ Then must get the lower order bits right, use

ori \$t0, \$t0, 10101010101010

| 10101010101010  | 0000000 | 000000000   |
|-----------------|---------|-------------|
|                 |         | <del></del> |
| 000000000000000 | 1010101 | 010101010   |

| 1010101010101010 | 1010101010101010 |
|------------------|------------------|
|                  |                  |

CENG3420 L03 ISA.20 Spring 2016

# **MIPS Shift Operations**

- Need operations to pack and unpack 8-bit characters into 32-bit words
- Shifts move all the bits in a word left or right

sll \$t2, \$s0, 8 #\$t2 = \$s0 
$$<<$$
 8 bits srl \$t2, \$s0, 8 #\$t2 = \$s0  $>>$  8 bits

Instruction Format (R format)

|     | 16 | 1 10 | 0 | $N_{Y}NN$ |
|-----|----|------|---|-----------|
| 1 0 | מו | 1 10 |   | LUXUU     |
|     |    |      |   | 07100     |

- Such shifts are called logical because they fill with zeros
  - Notice that a 5-bit shamt field is enough to shift a 32-bit value
     2<sup>5</sup> 1 or 31 bit positions

CENG3420 L03 ISA.21 Spring 2016

# **MIPS Logical Operations**

There are a number of bit-wise logical operations in the MIPS ISA

```
and $t0, $t1, $t2 \#$t0 = $t1 \& $t2
or $t0, $t1, $t2 \#$t0 = $t1 | $t2
nor $t0, $t1, $t2 \#$t0 = not($t1 | $t2)
```

Instruction Format (R format)

| L    | 0     | 9     | 10    | 8   | 0     |   | 0x24 |   |      |
|------|-------|-------|-------|-----|-------|---|------|---|------|
| andi | \$t0, | \$t1, | 0xFF( | 0 C | #\$t0 | = | \$t1 | & | ff00 |
| ori  | \$t0, | \$t1, | 0xFF( | 0 C | #\$t0 | = | \$t1 |   | ff00 |

Instruction Format (I format)

| 000  |   | • | 0 5500 |
|------|---|---|--------|
| UXUD | 9 | 8 | UXFFUU |

CENG3420 L03 ISA.22 Spring 2016

## **MIPS Control Flow Instructions**

MIPS conditional branch instructions:

```
bne $s0, $s1, Lbl #go to Lbl if $s0!=$s1 beq $s0, $s1, Lbl #go to Lbl if $s0=$s1
```

```
• Ex: if (i==j) h = i + j;

bne $s0, $s1, Lb11

add $s3, $s0, $s1

Lb11: ...
```

Instruction Format (I format):

| 0×05 | 16 | 17  | 16 bit offset |
|------|----|-----|---------------|
| UXUS | 10 | l / | TO DIL OTISEL |


How is the branch destination address specified?

CENG3420 L03 ISA.23 Spring 2016

# **Specifying Branch Destinations**

- □ Use a register (like in lw and sw) added to the 16-bit offset
  - which register? Instruction Address Register (the PC)
    - its use is automatically implied by instruction
    - PC gets updated (PC+4) during the fetch cycle so that it holds the address of the next instruction
  - limits the branch distance to -2<sup>15</sup> to +2<sup>15</sup>-1 (word) instructions from the (instruction after the) branch instruction, but most branches are local anyway

from the low order 16 bits of the branch instruction



CENG3420 L03 ISA.24 Spring 2016

# In Support of Branch Instructions

- We have beq, bne, but what about other kinds of branches (e.g., branch-if-less-than)? For this, we need yet another instruction, slt
- Set on less than instruction:

Instruction format (R format):

| 0 16 | 17 | 8 |  | 0x24 |
|------|----|---|--|------|
|------|----|---|--|------|

Alternate versions of slt

```
slti $t0, $s0, 25  # if $s0 < 25 then $t0=1 ...
sltu $t0, $s0, $s1  # if $s0 < $s1 then $t0=1 ...
sltiu $t0, $s0, 25  # if $s0 < 25 then $t0=1 ...</pre>
```

# **Aside: More Branch Instructions**

- Can use slt, beg, bne, and the fixed value of 0 in register \$zero to create other conditions
  - less than

```
blt $s1, $s2, Label
```

```
slt $at, $s1, $s2  #$at set to 1 if
bne $at, $zero, Label #$s1 < $s2
```

- less than or equal to ble \$s1, \$s2, Label
- greater than

- bqt \$s1, \$s2, Label
- great than or equal to
  bge \$s1, \$s2, Label
- Such branches are included in the instruction set as pseudo instructions - recognized (and expanded) by the assembler
  - Its why the assembler needs a reserved register (\$at)

Spring 2016 CENG3420 L03 ISA.26

## **Bounds Check Shortcut**

Treating signed numbers as if they were unsigned gives a low cost way of checking if 0 ≤ x < y (index out of bounds for arrays)

□ The key is that negative integers in two's complement look like large numbers in unsigned notation. Thus, an unsigned comparison of x < y also checks if x is negative as well as if x is less than y.

CENG3420 L03 ISA.27 Spring 2016

# **Other Control Flow Instructions**


MIPS also has an unconditional branch instruction or jump instruction:

label #go to label

Instruction Format (J Format):

| 0x02 | 26-bit address  |
|------|-----------------|
|      | 20-bit addi 633 |

from the low order 26 bits of the jump instruction



Spring 2016 CENG3420 L03 ISA.28

# **EX-2:** Branching Far Away

What if the branch destination is further away than can be captured in 16 bits?



CENG3420 L03 ISA.29 Spring 2016

# **Instructions for Accessing Procedures**

MIPS procedure call instruction:

jal ProcedureAddress #jump and link

- Saves PC+4 in register \$ra to have a link to the next instruction for the procedure return
- Machine format (J format):

| 0x03 26 bit address |
|---------------------|
|---------------------|

Then can do procedure return with a

jr \$ra #return

■ Instruction format (R format):

0 31 0x08

CENG3420 L03 ISA.30 Spring 2016

# Six Steps in Execution of a Procedure

- Main routine (caller) places parameters in a place where the procedure (callee) can access them
  - \$a0 \$a3: four argument registers
- Caller transfers control to the callee
- 3. Callee acquires the storage resources needed
- 4. Callee performs the desired task
- Callee places the result value in a place where the caller can access it
  - \$v0 \$v1: two value registers for result values
- 6. Callee returns control to the caller
  - \$ra: one return address register to return to the point of origin

CENG3420 L03 ISA.31 Spring 2016

## **Basic Procedure Flow**

□ For a procedure that computes the GCD of two values i (in \$t0) and j (in \$t1)

```
gcd(i,j);
```

□ The caller puts the i and j (the parameters values) in \$a0 and \$a1 and issues a

```
jal gcd #jump to routine gcd
```


□ The callee computes the GCD, puts the result in \$v0, and returns control to the caller using

```
gcd: . . #code to compute gcd
jr $ra #return
```

CENG3420 L03 ISA.32 Spring 2016

# **Spilling Registers**

- What if the callee needs to use more registers than allocated to argument and return values?
  - callee uses a stack a last-in-first-out queue



One of the general registers, \$sp (\$29), is used to address the stack (which "grows" from high address to low address)

add data onto the stack – push

remove data from the stack – pop

CENG3420 L03 ISA.33 Spring 2016

# Compiling a C Leaf Procedure

Leaf procedures are ones that do not call other procedures. Give the MIPS assembler code for

```
int leaf ex (int q, int h, int i, int j)
{ int f;
   f = (q+h) - (i+j);
    return f; }
where q, h, i, and j are in $a0, $a1, $a2, $a3
leaf ex: addi $sp,$sp,-8 #make stack room
         sw $t1,4($sp) #save $t1 on stack
         $t0,0($sp)$ #save $t0 on stack
         add $t0,$a0,$a1
         add $t1,$a2,$a3
         sub $v0,$t0,$t1
         lw $t0,0($sp) #restore $t0
         lw $t1,4($sp) #restore $t1
         addi $sp,$sp,8 #adjust stack ptr
         jr
               $ra
```

CENG3420 L03 ISA.34 Spring 2016

## **Nested Procedures**

What happens to return addresses with nested procedures?

```
int rt 1 (int i) {
   if (i == 0) return 0;
        else return rt 2(i-1); }
    caller: jal rt 1
    next:
    rt 1: bne $a0, $zero, to 2
            add $v0, $zero, $zero
            jr $ra
    to 2: addi $a0, $a0, -1
            jal rt 2
            ir $ra
    rt 2:
```

CENG3420 L03 ISA.35 Spring 2016


## **Nested Procedures Outcome**

□ On the call to rt\_1, the return address (next in the caller routine) gets stored in \$ra. What happens to the value in \$ra (when \$a0!=0) when rt 1 makes a call to rt 2?

CENG3420 L03 ISA.36 Spring 2016

## Saving the Return Address, Part 1


■ Nested procedures (i passed in \$a0, return value in \$v0)



CENG3420 L03 ISA.37 Spring 2016

## Saving the Return Address, Part 2

■ Nested procedures (i passed in \$a0, return value in \$v0)



CENG3420 L03 ISA.38 Spring 2016

## **Compiling a Recursive Procedure**

A procedure for calculating factorial

```
int fact (int n) {
   if (n < 1) return 1;
     else return (n * fact (n-1)); }</pre>
```

□ A recursive procedure (one that calls itself!)

```
fact (0) = 1

fact (1) = 1 * 1 = 1

fact (2) = 2 * 1 * 1 = 2

fact (3) = 3 * 2 * 1 * 1 = 6

fact (4) = 4 * 3 * 2 * 1 * 1 = 24
```


□ Assume n is passed in \$a0; result returned in \$v0

CENG3420 L03 ISA.39 Spring 2016

#### Compiling a Recursive Procedure


```
fact: addi
           $sp, $sp, -8
                           #adjust stack pointer
           $ra, 4($sp)
                           #save return address
     SW
     sw $a0, 0($sp)
                           #save argument n
     slti $t0, $a0, 1
                          \#test for n < 1
     beq $t0, $zero, L1
                           \#if n >= 1, qo to L1
     addi $v0, $zero, 1
                           #else return 1 in $v0
     addi $sp, $sp, 8
                           #adjust stack pointer
     jr $ra
                           #return to caller
L1: addi $a0, $a0, -1
                           \#n >= 1, so decrement n
     jal fact
                           \#call fact with (n-1)
                           #this is where fact returns
bk f: lw $a0, 0($sp)
                           #restore argument n
     lw $ra, 4($sp)
                           #restore return address
     addi $sp, $sp, 8
                           #adjust stack pointer
     mul $v0, $a0, $v0
                           #$v0 = n * fact(n-1)
     jr
           $ra
                           #return to caller
```

CENG3420 L03 ISA.40 Spring 2016



- Stack state after execution of first encounter with the jal instruction (second call to fact routine with \$a0 now holding 1)
  - saved return address to caller routine (i.e., location in the main routine where first call to fact is made) on the stack
  - saved original value of \$a0 on the stack

CENG3420 L03 ISA.41 Spring 2016




- Stack state after execution of second encounter with the jal instruction (third call to fact routine with \$a0 now holding 0)
  - saved return address of instruction in caller routine (instruction after jal) on the stack
  - saved previous value of \$a0 on the stack

CENG3420 L03 ISA.42 Spring 2016

| S             | old TOS   |
|---------------|-----------|
| addr          | caller rt |
|               | \$a0 = 2  |
|               | bk_f      |
| <b>←</b> \$sp | \$a0 = 1  |
|               | bk_f      |
|               | \$a0 = 0  |
|               |           |
|               |           |
|               |           |

- Stack state after execution of first encounter with the first jr instruction (\$v0 initialized to 1)
  - stack pointer updated to point to third call to fact



CENG3420 L03 ISA.43 Spring 2016


| old TOS        |               |
|----------------|---------------|
| caller rt addr |               |
| \$a0 = 2       | <b>←</b> \$sp |
| bk_f           |               |
| \$a0 = 1       |               |
| bk_f           |               |
| \$a0 = 0       |               |
|                |               |
|                |               |
|                |               |
| '              | '             |
| 1.1.6          | ا ۾           |
| bk_f           | \$ra          |
|                | _             |
| 1              | \$a0          |

- Stack state after execution of first encounter with the second jr instruction (return from fact routine after updating \$v0 to 1 \* 1)
  - return address to caller routine (bk\_f in fact routine) restored to \$ra from the stack
  - previous value of \$a0restored from the stack
  - stack pointer updated to point to <u>second</u> call to fact

CENG3420 L03 ISA.44 Spring 2016

\$v0


| old TOS        | <b>←</b> \$sp |
|----------------|---------------|
| caller rt addr |               |
| \$a0 = 2       |               |
| bk_f           |               |
| \$a0 = 1       |               |
| bk_f           |               |
| \$a0 = 0       |               |
|                |               |
|                |               |
|                |               |



- Stack state after execution of second encounter with the second jr instruction (return from fact routine after updating \$v0 to 2 \* 1 \* 1)
  - return address to caller routine (main routine) restored to \$ra from the stack
  - original value of \$a0
     restored from the stack
  - stack pointer updated to point to *first* call to fact

CENG3420 L03 ISA.45 Spring 2016

## **Aside: Allocating Space on the Stack**




- The segment of the stack containing a procedure's saved registers and local variables is its procedure frame (aka activation record)
  - The frame pointer (\$fp) points to the first word of the frame of a procedure – providing a stable "base" register for the procedure
    - \$fp is initialized using \$sp on a
      call and \$sp is restored using
      \$fp on a return

CENG3420 L03 ISA.46 Spring 2016

#### Aside: Allocating Space on the Heap

- Static data segment for constants and other static variables (e.g., arrays)
- Dynamic data segment (aka heap) for structures that grow and shrink (e.g., linked lists)
  - Allocate space on the heap with malloc() and free it with free() in C



CENG3420 L03 ISA.47 Spring 2016

## **Atomic Exchange Support**

- Need hardware support for synchronization mechanisms to avoid data races where the results of the program can change depending on how events happen to occur
  - Two memory accesses from different threads to the same location, and at least one is a write
- Atomic exchange (atomic swap) interchanges a value in a register for a value in memory atomically, i.e., as one operation (instruction)
  - Implementing an atomic exchange would require both a memory read and a memory write in a single, uninterruptable instruction.
     An alternative is to have a pair of specially configured instructions

```
11 $t1, 0($s1)#load linked
sc $t0, 0($s1)#store conditional
```

CENG3420 L03 ISA.48 Spring 2016


#### Automic Exchange with 11 and sc

□ If the contents of the memory location specified by the 11 are changed before the sc to the same address occurs, the sc fails (returns a zero)

□ If the value in memory between the 11 and the sc instructions changes, then sc returns a 0 in \$t0 causing the code sequence to try again.

CENG3420 L03 ISA.49 Spring 2016

# The C Code Translation Hierarchy



CENG3420 L03 ISA.50 Spring 2016

#### **Compiler Benefits**


- Comparing performance for bubble (exchange) sort
  - To sort 100,000 words with the array initialized to random values on a Pentium 4 with a 3.06 clock rate, a 533 MHz system bus, with 2 GB of DDR SDRAM, using Linux version 2.4.20

| gcc opt       | Relative performance | Clock<br>cycles (M) | Instr count<br>(M) | CPI  |
|---------------|----------------------|---------------------|--------------------|------|
| None          | 1.00                 | 158,615             | 114,938            | 1.38 |
| O1 (medium)   | 2.37                 | 66,990              | 37,470             | 1.79 |
| O2 (full)     | 2.38                 | 66,521              | 39,993             | 1.66 |
| O3 (proc mig) | 2.41                 | 65,747              | 44,993             | 1.46 |

■ The un-optimized code has the best CPI, the O1 version has the lowest instruction count, but the O3 version is the fastest. Why?


CENG3420 L03 ISA.51 Spring 2016





Spring 2016

## **MIPS Organization So Far**



CENG3420 L03 ISA.53 Spring 2016